Ronald Reagan Building and International Trade Center
September 8-10, 2004
Ken LaBel, NASA Goddard Space Flight Center
Mike Wirthlin, Brigham Young University
Session F will feature a lively discussion about mitigation methods for the application of reprogrammable devices in the space radiation environment. The trade space of complexity, circuit impacts, verification, overhead in resources such as space and power, etc. versus effectiveness will be examined and discussed.
Thursday, September 9, Starting at 4:00 pm
"The NSEU Sensitivity of Static Latch Based FPGAs and Flash Storage Devices"
Joe Fabula, Austin Lesea and Saar Drimer
"SEFI Mitigation Technique for COTS Microprocessors: Demonstration Using Proton Irradiation Experiments"
Manish P. Pagey, David Czajkowski, Praveen Samudrala, and David Strobel
Space Micro Inc.
"Maintaining Data Integrity in Programmable Logic in Extreme Radiation Environments Through Error Detection Techniques"
"An Analytical Approach for Soft Error Rate Estimation of SRAM-Based FPGAs"
Ghazanfar Asadi and Mehdi B. Tahoori
"A Triple Module Redundancy Scheme for Static Latch-Based FPGAs"
Carl Carmichael, Brendan Bridgford and Jason Moore
Submission 136 (Session P) and (Session L)
"Evaluation of Power Costs in Applying TMR to FPGA Designs"
Nathan Rollins1,Michael J. Wirthlin1, and Paul Graham2
1Brigham Young University
2 Los Alamos National Laboratory
6:00 pm Trivia Contest, Conference Banquet, and Panel Session: "Why Is Space Exploration So Hard? The Roles of Man and Machine"
2004 MAPLD International Conference Home Page
Home - NASA Office of Logic Design
Last Revised: February 03, 2010
Digital Engineering Institute
Web Grunt: Richard Katz