NASA Office of Logic Design

NASA Office of Logic Design

A scientific study of the problems of digital engineering for space flight systems,
with a view to their practical solution.

2004 MAPLD Technical Program

Ronald Reagan Building and International Trade Center
Washington, D.C.

September 8-10, 2004

Session L: Birds of a Feather:
Mitigation Methods for Reprogrammable Logic
in the Space Radiation Environment

Ken LaBel, NASA Goddard Space Flight CenterMike Wirthlin, Brigham Young University
Session Chairs:
Ken LaBel, NASA Goddard Space Flight Center
Mike Wirthlin, Brigham Young University

Session F will feature a lively discussion about mitigation methods for the application of reprogrammable devices in the space radiation environment.  The trade space of complexity, circuit impacts, verification, overhead in resources such as space and power, etc. versus effectiveness will be examined and discussed. 

Thursday, September 9, Starting at 4:00 pm
Hemisphere A

4:00 pm

Submission 139
"The NSEU Sensitivity of Static Latch Based FPGAs and Flash Storage Devices"
Joe Fabula, Austin Lesea and Saar Drimer
Xilinx Corp.
Abstract: fabula_a.doc
Presentation: l139_fabula_s.ppt

4:20 pm

Submission 181
"SEFI Mitigation Technique for COTS Microprocessors: Demonstration Using Proton Irradiation Experiments"
Manish P. Pagey, David Czajkowski, Praveen Samudrala, and David Strobel
Space Micro Inc.
Abstract: pagey_a.pdf
Presentation: l181_pagey_s.pdf

4:40 pm

Submission 222
"Maintaining Data Integrity in Programmable Logic in Extreme Radiation Environments Through Error Detection Techniques"
Amr El-Ashmawi
Altera Corporation
Abstract: el-ashmawi_a.doc
Presentation: l222_seely_s.ppt

5:00 pm

Submission 221
"An Analytical Approach for Soft Error Rate Estimation of SRAM-Based FPGAs"
Ghazanfar Asadi and Mehdi B. Tahoori
Northeastern University
Abstract: asadi_a.pdf
Presentation: l221_asadi_s.ppt
Paper: p221_asadi_p.pdf

5:20 pm

Submission 189
"A Triple Module Redundancy Scheme for Static Latch-Based FPGAs"
Carl Carmichael, Brendan Bridgford and Jason Moore
Xilinx, Inc.
Abstract: carmichael_a.doc
Presentation: l189_carmichael_s.ppt

5:40 pm

Submission 136 (Session P) and (Session L)
"Evaluation of Power Costs in Applying TMR to FPGA Designs"
Nathan Rollins1,Michael J. Wirthlin1, and Paul Graham2
1Brigham Young University
2 Los Alamos National Laboratory
Abstract: rollins_a.pdf
Presentation: l136_rollins_s.ppt
Paper: p136_rollins_p.pdf

6:00 pm Trivia Contest, Conference Banquet, and Panel Session: "Why Is Space Exploration So Hard? The Roles of Man and Machine"


2004 MAPLD International Conference Home Page

Home - NASA Office of Logic Design
Last Revised: February 03, 2010
Digital Engineering Institute
Web Grunt: Richard Katz