"Evaluation of Actel FPGA Products by JAXA"
Yasuo Sakaide1, Norio Nemoto2, Kimiharu Kariu1, Masahiko Midorikawa1, Yoshiya Iide1, Masakazu Ichikawa1, Yoshihisa Tsuchiya1, Toshifumi Arimitsu1, Noriko Yamada2, Hiroyuki Shindou2, Satoshi Kuboyama2, Sumio Matsuda2, and Takashi Tamura2
1High-Reliability Components Corporation (HIREC)
2Japan Aerospace Exploration Agency (JAXA)
Failures on programmed anti-fuse of Actel FPGA products which were built in the 0.25 um MEC/Tonami process have been reported in U.S. since 2003.
While the investigation and evaluation have been performed by NASA, Industry Tiger Team (ITT) and so forth, the root cause of failure is not clarified and a lot of users show grave concern over using Actel FPGAs (MEC) under the present condition of launch schedule approaching.
Japan Aerospace Exploration Agency (JAXA) started to evaluate Actel FPGA products; A54SX-A (MEC) and RTSX-SU (UMC) in the beginning of 2005.
The purpose is to determine the acceleration factors of the programmed anti-fuse failures with A54SX-A (MEC) devices for space applications. For that reason, specially designed test circuits were programmed in FPGAs, and long-term life tests under several test conditions are being performed. RTSX-SU (UMC) devices are to be evaluated, too. In this paper, the results of long-term life tests and satellite status of JAXA will be presented.
2005 MAPLD International Conference Home Page