NASA Office of Logic Design

NASA Office of Logic Design

A scientific study of the problems of digital engineering for space flight systems,
with a view to their practical solution.

2004 MAPLD Technical Program

Ronald Reagan Building and International Trade Center
Washington, D.C.

September 8-10, 2004

Session S:  NESC Software Workshop

Steven S. Scott, Discipline Chief Engineer, NASA Engineering and Safety CenterNASA Engineering and Safety Center
Session Chair: Steven S. Scott
Chief Engineer, NASA Goddard Space Flight Center
Discipline Chief Engineer, NASA Engineering and Safety Center

Thursday, September 9, Starting at 8:00 am
Hemisphere B

Session  S. will be a joint workshop, open to all attendees, between the NASA Engineering and Safety Center and MAPLD 2004.  The structure for this session will be a combination of talks and discussions in a small group setting. 


8:00 am

Introduction: (Submission 213)
"The NASA Engineering and Safety Center and Super Problem Resolution Teams - Safety through Engineering Excellence"
Steven S. Scott, NASA Engineering and Safety Center
Presentation: s213_scott_s.ppt

8:15 am

Submission 111
"Mars Exploration Rovers and the Spirit SOL-18 Anomaly: NASA IV&V Involvement"
Ken Costello
NASA Independent Verification and Validation (IV&V) Facility
Abstract: costello_a.html
Presentation: s111_costello_s.ppt

8:30 am

Submission 113
"Verification and Validation of Programmable Logic Devices"
James A. Cercone1, Michael A. Beims2, and Kenneth G. McGill3
West Virginia University – Institute of Technology
Science Applications International Corporation
3 National Aeronautics and Space Administration’s IV&V Facility
Abstract: mcgill_a.doc
Presentation: s113_cercone_s.ppt
Paper: p113_cercone_p.doc

8:45 am

Submission 204
"Implementing Rule Checking Early in the Design Cycle to Reduce Design Iterations and Verification Time"
Kent Moffat
Mentor Graphics Corporation
Abstract: moffat_a.doc
Presentation: s204_moffat_s.ppt

9:00 am

Submission 1006
"Exploiting FPGAs for Sensor Fusion"
Steve Chappell1, Alistair Macarthur1, Dan Preston2, Dave Olmstead2 and Bob Flint3
Celoxica Ltd, Oxfordshire, U.K.
2Medius Inc., Seattle, WA
3BAE SYSTEMS Ventures, Farnborough, U.K.
Abstract: chappell_a.html
Presentation: s1006_chappell_s.ppt

9:15 am Break Outside the Amphitheater and Dedicated Poster Session.
10:45 am

Submission 224
"Reliability-Aware OS Support for FPGA-Based Systems"
Mahmut Kandemir, G. Chen, and Feihui Li
Pennsylvania State University
Abstract: kandemir_a.pdf
Presentation: s224_kandemir_s.ppt

11:00 am

Submission 218 
"A Proposed Methodology of Verification for Field Programmable Gate Arrays within the Aerospace Industry"
Melanie Berg
Ball Aerospace & Technologies Corp.
Abstract: berg_1_a.doc
Presentation: s218_berg_s.ppt

11:15 am

Submission 216
"The Heart and Soul of Apollo: Doing it Right the First Time"
Margaret Hamilton
Hamilton Technologies, Inc. (formerly MIT Instrumentation Laboratory)
Abstract: hamilton_a.html
Presentation: s216_hamilton_s.ppt


2004 MAPLD International Conference Home Page

Home - NASA Office of Logic Design
Last Revised: February 03, 2010
Digital Engineering Institute
Web Grunt: Richard Katz