Allow for hold-time and setup-time requirements of CMOS flip-flops, registers, and latches. Inputs to CMOS devices must be stable before and remain stable even after the active clock pulse edge.
Take adequate precautions to avoid ESD damage.
Account for possible incompatibilities with similar part numbers from different manufacturers when establishing parts lists.
Investigate the package choice/reliability tradeoff for each design application.
When using single-stage (unbuffered) multiple-input CMOS devices, consider that both dynamic and static performance of these circuits can deteriorate under certain logic conditions to the extent that logic systems display pattern sensitivity.
Protect signal inputs against overvoltage spikes and input currents exceeding ratings, i.e. many CMOS devices have ten milliamperes as the maximum allowable input current. Consider that if the overvoltage spike is greater than the supply voltage, the parasitic PNP or NPN transistors become forward biased and latch-up can occur.
Excessive current through switches results in latching and destructive breakdown; therefore, protective circuitry is essential.
Consider the noise margin when using 5-volt supply levels. CMOS has an order of magnitude less energy noise margin than TTL (approximately 0.4 nanojoules for CMOS and 4.0 nanojoules for standard TTL).
The power supply should switch on by itself first before signal inputs are applied, since damage may occur if the diode between input and VDD is forward biased.
Slowly rising or falling input signals can lead to multiple triggering, particularly if the supply voltage is poorly regulated, and also to higher supply (IDD) currents.
Maximum power dissipation of the device could be exceeded if input rise and fall times are greater than 15 microseconds, (depending on device type) especially using high current drivers with high supply voltages.
Terminate all unused inputs; a floating input can turn a CMOS device on, causing faulty operation and possible damage, and also uses increased power since both p- and n-transistors are partially conducting.
Ensure that interfacing parameters between CMOS and other logic families are correct, particularly with regard to loading and thresholds.
Keep interconnections short or use terminations, as long interconnections in high speed systems behave like transmission lines, which can cause reflections and ringing.
Do not use CMOS gates as linear amplifiers; this can destroy buffer gates, cause failure of the device to operate below 4 volts, and make supplier interchangeability even more problematical.
Avoid long, closely spaced, parallel traces on PCB's to minimize crosstalk.
Flip-flops with transmission gate inputs are particularly prone to malfunction if the inputs are driven above and below the supply voltages. This can occur when interfacing from other logic families and from distant boards.
Try not to design to typical values because of the large part-to-part process variations. In many cases guaranteed values are several orders of magnitude larger than typical values.
Reduce ground/power supply inductance (power/ground planes) and use sufficient decoupling capacitors, as simultaneous switching of multiple outputs causes noise and voltage drops on power supplies.
1From PREFERRED RELIABILITY PRACTICES, GUIDELINE NO. GD-ED-2203, DESIGN CHECKLISTS FOR MICROCIRCUITS, JOHNSON SPACE CENTER
Home - NASA Office of Logic Design
Last Revised: February 03, 2010
Digital Engineering Institute
Web Grunt: Richard Katz
