NASA Office of Logic Design
A scientific study of the problems of
digital engineering for space flight systems,
with a view to their practical solution.
||Application Note on the Power Up Requirements for the UTMC UT22VP10
||This report summarizes the reliability testing
results for Lattice Semiconductor products as of July 2002 and coveres ORCA,
ispLSI, ispGDX, ispMACH, GAL Products.
||Application Note on Cold Temperature Power-On Reset for the UTMC22VP10
||Product Advisory for Programming the UTMC UT22VP10 ( .pdf, 9 kbytes)
||Data I/O Hardware and Software Version Requirements for Programming
RadPALs ( .pdf, 7 kbytes)
||User Guide for JEDEC file re-mapping Software for UTMC UT22VP10
||A discussion of metastable states, sample calculations w/ a MTBF
calculator, and a reference list.
||Some Notes on Radiation Shielding
|Papers and Presentations
||Please see the collection of papers and presentations for more application
notes and device test results
Some Radiation Test Results
||UT22VP10 Rad-PAL. Uses amorphous silicon antifuses.
||United Technologies Microelectronic Center
|Space Electronics Inc.
||PAL die into packages with integrated radiation shields. See
application note on radiation shielding: RadShielding1.htm
Home - NASA Office of Logic Design
February 03, 2010
Digital Engineering Institute
Web Grunt: Richard Katz