NASA Office of Logic Design

NASA Office of Logic Design

A scientific study of the problems of digital engineering for space flight systems,
with a view to their practical solution.

Data Sheet Error for the RT54SX72S/CQ208 Pin 13


For the RT54SX72S, CQ208 package pin 13 is an I/O and is not a VCCI connection.

The following versions of the data sheet, "RT54SX-S RadTolerant FPGAs for Space Applications" are incorrect:

The following versions were correct:

Checking the current versions of the Hi-Rel SX-A (v1.1) and the commercial specification for SX-A (v3.0), no errors were found.

Thanks to George Winkert of the NASA Goddard Space Flight Center for sending in this bug report.


Home - NASA Office of Logic Design
Last Revised: February 03, 2010
Digital Engineering Institute
Web Grunt: Richard Katz
NACA Seal