How Do You Review Someone Else’s VHDL Design?

Next slide Back to first slide View graphic version