NASA Office of Logic Design

NASA Office of Logic Design

A scientific study of the problems of digital engineering for space flight systems,
with a view to their practical solution.

2006 MAPLD International Conference

Ronald Reagan Building and International Trade Center
with a session at the Smithsonian National Air and Space Museum

Washington, D.C.

September 26-28, 2006

Rajan Bedi: EADS Astrium
Rajan Bedi
EADS Astrium


Dr. Bedi is a Principal Design Engineer with the Payload Processor Group at EADS Astrium. His current research interests include: mixed-signal IC design for space applications, mixed-signal systems modelling, signal processing for satellite communications and radiation tolerant microelectronics.

Prior to joining EADS Astrium, Dr. Bedi was a Senior Design Engineer with ARM Holdings in Cambridge, England, where he was involved in the development of the ARM7 and ARM9 CPU & DSP families. In 1994 Dr. Bedi was awarded the J. M. Lessells Fellowship by The Royal Society to undertake a period of specialist research. He spent almost two years at the Institut de Recherches Cliniques de Montréal, Canada, developing biomedical systems and investigating physiological signal processing techniques.

Recent publications include:

Birds of a Feather Session: "Mixed Signal FPGAs and ASICs"

2006 MAPLD International Conference: Home Page

Home - NASA Office of Logic Design
Last Revised: February 03, 2010
Digital Engineering Institute
Web Grunt: Richard Katz