"Radiation Hardened, High Performance, Low Power Space Computer for Payload Processing Leveraging COTS Microelectronics with SEE Mitigation"

David R. Czajkowski, Murat Goksel, Manish Pagey, Mike Viehman, and David J. Strobel
Space Micro Inc.

Abstract

Space Micro has developed an ultra-low power, radiation hardened space computer architecture, which highly leverages commercial microprocessor technology, combining several low power techniques currently used for PDAs and laptop computers, such as dynamic voltage scaling, frequency scaling and software controlled hardware.

In addition, Space Micro has developed a unique patent-pending SEU mitigation technique, Time Triple Modular Redundancy (TTMR), enables its computers to exceed SEU performance of traditional rad hard computers. The performance of the 32-bit Proton 100K single board computer (SBC) is 1000 MIPS at 350Mhz, with a 5W power budget for the microprocessor. SEL immunity is greater than 70 MeV/mg/cm2 and SEU bit error rates of less than 1E-4 unrecoverable upsets per day.

Electrical simulation data of Space Micro’s new SEU mitigation technology will be presented showing SEU rate improvement for microprocessors. Radiation test data from both proton and heavy ion testing is presented to demonstrate the SEU mitigation and resulting dramatically reduced error rates.

This space computer is now scheduled for spaceflight in late 2006. It will be flight qualified on the Air Force Research Labs (AFRL) Rapid Spaceflight Experiment (RSX). In this application, the Proton 100K will act as the Reconfigurable Onboard Processing Experiment (ROPE) and will process camera images for downlinking.

This R&D was supported by the US Air Force T-Sat program under SBIR managed by AFRL/VSSE, Kirtland AFB,NM.

2006 MAPLD International Conference Home Page