NASA Office of Logic Design

NASA Office of Logic Design

A scientific study of the problems of digital engineering for space flight systems,
with a view to their practical solution.

2005 MAPLD International Conference

Ronald Reagan Building and International Trade Center
Washington, D.C.

September 7-9, 2005

Session P. Poster Presentations
(Friday morning, September 9 -- 9:15 to 10:45 am)

Poster Session Notes:

Poster Panel Station Identification

Concorde   Manned Maneuvering Unit
Galileo   Moon
Gemini   Saturn
Hubble Space Telescope   Saturn V
International Space Station   Skylab
Jupiter   Soyuz
LEM   U2
Mercury   Voyager
Milky Way Galaxy   Wright Flyer

Virginia Ross, Air Force Research Laboratory
Session Chair:
Virginia Ross, Air Force Research Laboratory

Submission 1014
"FT-UNSHADES: A New System for SEU Injection, Analysis and Diagnostics over Post Synthesis Netlist"
M. Aguirre1, J.N. Tombs1, F. Muñoz1, V. Baena1, A. Torralba1, A. Fernández-León2, F. Tortosa-López2
Escuela Superior de Ingenieros Universidad de Sevilla Camino de los Descubrimientos
2Data Systems Division. ESTEC/TOS-ED European Space Agency
Abstract: aguirre_a.html
Presentation: aguirre_p.ppt

Submission 243
"The DARPA Data Transposition Benchmark on a Reconfigurable Computer"
S. Akella1, D. A. Buell1, L. E. Cordova1, and J. Hammes2
1University of South Carolina
2SRC Computers
Abstract: akella_a.pdf
Presentation: akella_p-poster.ppt
Paper: akella_paper.doc

Submission 137
"A High-Performance Radix-2 FFT in ANSI C for RTL Generation"
John Ardini
Draper Laboratory
Abstract: ardini_2_a.html
Presentation: ardini_p.ppt
Paper: 137_ardini.doc

Submission 115
 "Using Simulation Techniques to Guarantee Successful Backplane Design"
Shahana Aziz
MEI/NASA Goddard Space Flight Center
Abstract: aziz_a.html
Presentation: aziz_p.ppt
Paper: aziz_paper.doc

Submission 1024
"Design of a ‘Single Event Effect’ Mitigation Technique for Reconfigurable Architectures"
Sajid Baloch1,2, Tughrul Arslan1,2, Adrian Stoica1,3
1University of Edinburgh
2Institute for System Level Integration, The Alba Campus, The Alba Centre
3NASA Jet Propulsion Laboratory
Abstract: 1024_baloch_a.pdf
Presentation: baloch_p.ppt,   baloch_bof-l.ppt

Submission 127
"Reconfigurable Computing: Current Status and Potential for Spacecraft Computing Systems"
Rod Barto
NASA Office of Logic Design
Abstract: barto_a.html
Presentation: barto_p.ppt

Submission 1021
"Development of a High-Speed Multi-Channel Analog Data Acquisitioning Architecture"
Linda M. Björk
Southwest Research Institute
Abstract: bjork_a.html
Presentation: bjork_p.ppt
Paper: bjork_paper.doc

Submission 176
"The Continued Evolution of Re-Configurable FPGAs for Military and Space Strategic Applications"
Howard Bogrow
Xilinx, Inc.
Abstract: bogrow_a.html
Presentation: bogrow_p.ppt

Submission 131
"Lessons Learned (the Hard Way): Working FPGA Fails Miserably on System Board"
Dave Brady
Mentor Graphics Corporation
Abstract: brady_a.html
Presentation: brady_p.ppt,  ??? BOF?

Submission 194
"SEU Mitigation in Re-Configurable FPGAs: Picking the Right Tool for the Job"
Brendan Bridgford and Carl Carmichael
Xilinx Inc.
Abstract: bridgford_1_a.html
Presentation: bridgford_p.ppt,   bridgford_bof-l.ppt

Submission 214
"Using Active Module Reconfiguration to Time-Multiplex Embedded Processor Peripherals in Virtex-II and Virtex-II Pro Devices"
Brendan Bridgford and Brandon Blodget
Xilinx Inc.
Abstract: bridgford_2_a.html
Presentation: bridgford_p.ppt

Submission 1026
"Spiraling in on Speed-Ups of Genetic Algorithm Solvers for Coupled Non-Linear ODE System Parameterization and DNA Code Word Library Synthesis"
Dan Burns, Kevin May, Dr. Thomas Renz, and Virginia Ross
Abstract: 1026_burns_a.html
Presentation: burns_p.pdf

Submission 201
"Single Event Effects Experimentation and Validation Techniques for SEU Mitigation Methods for Static Latch Based FPGAs"
Carl Carmichael1, Gary Swift2, Jeffrey George3, and Sana Rezgui1
Xilinx, Inc.
3Aerospace Corp.
Abstract: carmichael_a.html
Presentation: carmichael_bof-l.ppt

Submission 190
"Highly-Scalable Reconfigurable Computing"
Roger Chamberlain1, Steven Miller2, Jason White1, and Dan Gall2
Exegy, Inc.
2Silicon Graphics, Inc.
Abstract: chamberlain_a.html
Presentation: chamberlain_p-poster.pdf
Paper: chamberlain_paper.pdf

Submission 199
"High Speed Energy Efficient Architectures for Finite Ridgelet Transform"
Shrutisagar Chandrasekaran and Abbes Amira
Queen’s University
Abstract: chandrasekaran_1_a.pdf
Presentation: chandrasekaran_p.ppt

Submission 200
"FPGA Implementation of Reduced Bit Plane Motion Estimation"
Shrutisagar Chandrasekaran, Abbes Amira, and Faycal Bensaali
Queen’s University
Abstract: chandrasekaran_2_a.html
Presentation: chandrasekaran_p.ppt

Submission 231
"Impact of Negative Bias Temperature Instability on FPGAs"
Yuan Chen, Doug Sheldon, Ramin Roosta, Gary Burke, and Tien Nguyen
Jet Propulsion Laboratory, California Institute of Technology
Abstract: chen_a.html
Presentation: chen_p.ppt,   Session J version????

Submission 206
"A Programmable Single Chip Digital Signal Processing Engine"
Paul Chiang and Pius Ng
MathStar, Incorporated
Abstract: chiang_a.html
Presentation: chiang_p.ppt

Submission 1034
"Leveraging Software to Enhance Timing Analysis for Actel RTAX-S Devices"
Johnny Chung
Actel Corporation
Abstract: chung.html
Presentation: chung_p.ppt

Submission 233
"NARC: Network-Attached Reconfigurable Computing for High-performance, Network-based Applications"
C. Conger , I. Troxel, D. Espinosa, V. Aggarwal, and A. George
University of Florida
Abstract: conger_a.html
Presentation: conger_p.ppt

Submission 138
"High Performance, Radiation Hardened, Ultra Low Power Space Computer Leveraging COTS Microelectronics with SEE Mitigation"
David R. Czajkowski, David J. Strobel, et. al.
Space Micro Inc.
Abstract: czajkowski_1_a.html
Presentation: czajkowski_p.ppt,   czajkowski_bof-m.pdf

Submission 139
"SEFI Mitigation Technique for COTS Microprocessors-Proton Testing Demonstration"
David R. Czajkowski, Manish Pagey, Praveen Samudrala, and David J. Strobel
Space Micro Inc.
Abstract: czajkowski_2_a.html
Presentation: czajkowski_p.ppt

Submission 1025 (Session P)
"Radiation Tolerant and Intelligent Memory for Space"
T. Dargnies1, J. Herath2, T. Ng1, C. Val1, J.F. Goupy1, and J.P. David1
NASA Langley Research Center
Abstract: 1025_dargnies_a.html

Presentation: dargnies_p.ppt

Submission 1031 (Session P)
"Routing for Reliability in Molecular Diode-based Programmable Nanofabrics"
Kushal Datta, Arindam Mukherjee and Arun Ravindran
University of North Carolina
Abstract: datta_a.html
Presentation: datta_p.ppt

Submission 186
"High-Level Implementation of VSIPL on FPGA-based Reconfigurable Computers"
Malachy Devlin1, Robin Bruce2, and Stephen Marshall3
2Institute of System Level Integration, Alba Centre
3Strathclyde University
Abstract: devlin_a.html
Presentation: devlin_p-poster.ppt
Paper: devlin_paper.doc

Submission 1008
"Implementation of Image Processing Kernels on Reconfigurable Computers: A Comparative Study between SRC and SGI Platforms"
Esam El-Araby1, Mohamed Taher1, Tarek El-Ghazawi1, and Kris Gaj2
The George Washington University
2George Mason University
Abstract: el-araby_a.html
Presentation: el-araby_p.ppt

Submission 239
"New Burn In (BI) Methodology for Testing of Blank and Programmed Actel 0.15 µm RTAX-S FPGAs"
Dan Elftmann, Solomon Wolday, and Minal Sawant
Actel Corporation
Abstract: elftmann_a.html
Presentation: sawant_p.ppt

Submission 175
"The Continuing Impact of Design and Process Hardening on the NSEU Sensitivity of Advanced CMOS PLD Technologies"
Joe Fabula, Austin Lesea, and Ray Matteis
Xilinx, Inc.
Abstract: fabula_a_.html
Presentation: fabula_p.pdf,   fabula_bof-l.ppt

Submission 182
"The SMCS332SpW / SMCS116SpW SpaceWire Communication Controller ASICs"
S. Fischer1, L. Stopfkuchen1, U. Liebstückel1, P. Rastetter1, L. Tunesi2
EADS Astrium GmbH
Abstract: fischer_a.html
Presentation: stopfkuchen_p.ppt

Submission 104
"Silicon-On-Insulator (SOI) MOSFETs for Radiation Tolerance in Space Environments"
Josh Forgione
NASA Goddard Space Flight Center
Abstract: forgione_a.html
Presentation: forgione_p.ppt,   forgione_p_poster.pdf
Paper: forgione_paper.doc

Submission 207
"Integrated Tool Suite for Post Synthesis FPGA Power Consumption Analysis"
Matthew French1, Li Wang1, Tyler Anderson2, Michael Wirthlin2
University of Southern California, Information Sciences Institute
2Brigham Young University
Abstract: french_a.html
Presentation: french_p.ppt,   french_bof-m.ppt

Submission 163
"Hardware Implementation of 2-D Wavelet Transforms in Viva on the Starbridge Hypercomputer"
Sitanshu Gakkhar
Utah State University
Abstract: gakkhar_a.html
Presentation: gakkhar_p-poster.ppt

Submission 1027
"FPGA design using the LEON3 Fault Tolerant Processor Core"
Jiri Gaisler and Sandi Habinc
Gaisler Research AB
Presentation: gaisler_s.ppt

Submission 1016
"Development and Maintenance of User Libraries for SRC Reconfigurable Computers"
Kris Gaj1, Tarek El-Ghazawi2, Paul Gage3, Dan Poznanovic3, Chang Shu1, Deapesh Misra1, Miaoqing Huang2, Esam El-Araby2, Mohamed Taher2
George Mason University
2The George Washington University
3SRC Computers, Inc.
Abstract: kaj_a.html
Presentation: gaj_p.ppt

Submission 110
"Learning From Disaster"
Jack Ganssle
The Ganssle Group
Abstract: ganssle_a.html
Presentation: ganssle_p.ppt,   ganssle_bof-s.ppt

Submission 129
"Writing Platform Independent Code"
Dan Gardner
Mentor Graphics
Abstract: gardner_1_a.html
Presentation: gardner_p.ppt,   gardner_bof-s.ppt

Submission 145
"Methods to Differentiate Mil/Aero Solutions Using FPGA"
Dan Gardner
Mentor Graphics Corporation
Abstract: gardner_2_a.html
Presentation: gardner_p.ppt,   gardner_bof-w.ppt

Submission 1006
"FPGA/ASIC Cores for Interplanetary Internet Applications"
Yosef Gavriel
George Mason University
Presentation: tirat_p.ppt

Submission 211
"Initial Single-Event Effects Testing and Mitigation in the Xilinx Virtex II-Pro FPGA"
J. George1, S. Rezgui2, G. Swift3, G.Allen3, C. Carmichael2
The Aerospace Corporation
2Xilinx, Inc.
Jet Propulsion Laboratory, California Institute of Technology
Abstract: george_a.html
Presentation: george_p.pdf

Submission 1015
"Toward Single-Electron Nanonetworks and Architectures"
C. Gerousis and D. Ball
Christopher Newport University
Abstract: gerousis_a.html
Presentation: gerousis_p.ppt

Submission 135
"The Scalable Configurable Instrument Processor"
John R. Hayes
Johns Hopkins University / Applied Physics Laboratory
Abstract: hayes_a.html
Presentation: hayes_p.ppt

Submission 247
"Design, Development and Validation Testing of a Versatile PLD Implementable Single-Chip Heterogeneous, Hybrid and Reconfigurable Multiprocessor Architecture"
J. Robert Heath, Sridhar Hegde, Kanchan Bhide, Paul Maxwell, Xiaohui Zhao, and Venugopal Duvvuri
University of Kentucky
Abstract: heath_a.html
Presentation: heath_p.ppt,   heath_bof-w.ppt

Submission 130
"An Architecture for Reconfigurable Computing in Space"
Robert F. Hodson1, Kevin Somervill1, John Williams2, Neil Bergman2, Rob Jones3
2University of Queensland
3ASRC Aerospace
Abstract: hodson_a.html
Presentation: hodson_p.ppt

Submission 193
"Extending FPGA Verification Through The PLI"
Charlie Howard
Southwest Research Institute
Abstract: howard_a.html
Presentation: howard_p.ppt,   howard_bof-w.ppt
Paper: howard_paper.doc

Submission 132
"Filtering of Telemetry Using Entropy"
N. Huber, T. Carozzi, B. Popoola, and P. Gough
Space Science Center, University of Sussex
Abstract: huber_a.html
Presentation: huber_p.ppt
Paper: huber_paper.pdf

Submission 248
"An FPGA Co-Processor for Statistical Pattern Recognition Applications"
Jason C. Isaacs and Simon Y. Foo
Florida A&M University - Florida State University
Abstract: isaacs_1_a.html
Presentation: isaacs_p.ppt

Submission 249
"FPGA-coprocessor Enhanced Ant Colony Systems Data Mining"
Jason C. Isaacs and Simon Y. Foo Florida
Florida A&M University - Florida State University
Abstract: isaacs_2_a.html
Presentation: isaacs_p.ppt

Submission 1005
"Operating Systems for Wireless Sensor Networks in Space"
Abdul-Halim Jallad and Tanya Vladimirova
University of Surrey
Abstract: jallad_a.html
Presentation: jallad_p.ppt

Submission 147
"Design of a Reusable SpaceWire Link Interface for Space Avionics and Instrumentation"
Mark A. Johnson, Buddy Walls, Kristian Persson, Sandra G. Dykes
Southwest Research Institute
Abstract: johnson_a.html
Presentation: johnson_p.ppt
Paper: johnson_paper.doc

Submission 177
"On the Model-centric Design and Development of an FPGA-based Spaceborne Downlink Board"
Rob Jones, Roman Machan, Tahsin Lin, and Ed Leventhal
ASRC Aerospace Corporation
Abstract: jones_a.html
Presentation: jones_p.pptjones_bof-w.ppt

Submission 148
"Reconfigurable Floating Point Co-Processor for Atmel FPSLIC"
Jiri Kadlec
Institute of Information Theory and Automation, Academy of Sciences of the Czech Republic
Abstract: kadlec_1_a.pdf
Presentation: kadlec_p.ppt
Paper: 148_kadlec_paper.doc

Submission 149
"Floating Point Controller as PicoBlaze Network on Single Spartan 3 FPGA"
Jiri Kadlec1 and Roger Gook2
1Institute of Information Theory and Automation, Academy of Sciences of the Czech Republic
2Celoxica Ltd.
Abstract: kadlec_2_a.pdf
Presentation: kadlec_p.ppt
Paper: 149_kadlec_paper.doc

Submission 213
"Partial Evaluation Based Redundancy for Single Event Upset Mitigation in Combinational Circuits"
Sujana Kakarla and Srinivas Katkoori
University of South Florida
Abstract: kakarla_a.doc
Presentation: kakarla_p.ppt,   katkoori_bof-l.ppt

Submission 106
"Summary of FPGA Reliability Testing"
Richard B. Katz
NASA Office of Logic Design
Location = Mir

Submission 1020
"On The Hilbert-Huang Transform Theoretical Developments"
Semion Kizhner, Karin Blank, Thomas Flatley, Norden E. Huang, David Patrick and Phyllis Hestnes
National Aeronautics and Space Administration
Abstract: kizhner_a.html
Presentation: kizhner_p.ppt
Paper: kizhner_p.doc

Submission 227
"X-ray Shielding Package"
Raymond Kuang, Ravenal Sampan and Lijie Zhao
Actel Corp.
Abstract: kuang_a.doc
Presentation: kuang_p.ppt

Submission 121
"Radiation Tolerant Computer Design"
Anthony Lai
Aitech Defense Systems, Inc
Abstract: Lai: "Radiation Tolerant Computer Design"
Presentation: lai_p.ppt,   lai_bof-s.ppt

Submission 236
"Building Integrated ARINC 429 Interfaces using an FPGA"
Ian Land
Actel Corporation
Abstract: land_1_a.html
Presentation: land_p.ppt

Submission 237
"Verification of Intellectual Property for FPGA Designs"
Ian Land
Actel Corporation
Abstract: land_2_a.html
Presentation: land_p.pptland_bof-w.ppt

Submission 255
"VHDL-200X: The Future of VHDL"
Jim Lewis
SynthWorks Design Inc.
Abstract: lewis_2_a.html
Presentation: lewis_p.pdf

Submission 1022
"A Plug-and-play Concept for Spacecraft"
Jim Lyke1, Don Fronterhouse2, Denise Lanza3, and Tony Byers3
Air Force Research Labs, Kirtland AFB
2Scientific Simulations, Inc.
Abstract: lyke_a.html
Location = U2

Submission 185
"A Verified Implementation of a Control System"
Alistair A. McEwan1 and J. C. P. Woodcock2
University of Surrey
2University of York
Abstract: mcewan_a.html
Paper: 185_mcewan_p.pdf
Presentation: bof_mcewan_bof-w.pdf

Submission 168
"FPGA Design of an Integrated CAN and EDAC Soft Core for Spacecraft Applications"
Antonio Roldao1, Martin Unwin1 and Tanya Vladimirova2
Surrey Satellite Technology Ltd.
2Surrey Space Centre
Abstract: lopes_a.html
Presentation: roldao_p.ppt
Paper: 168_roldao_paper.pdf

Submission 141
"Achieving Ultra High Quality and Reliability in Deep Sub-Micron Technologies using Metal Layer Configurable Platform ASICs"
R. Madge , M. Vilgis, and V. Bhide
LSI Logic Corporation
Abstract: madge_a.html
Presentation: madge_p.ppt

Submission 181
Investigation into Effective SEFI Mitigation for On-Board Data Handling Architectures
Shazia Maqbool and Craig Underwood
Surrey Space Centre, University of Surrey
Abstract: maqbool_s.doc
Presentation: maqbool_p.ppt

Submission 253
"Microprocessors with FPGAs: An Implementation and Workload Partitioning Study of the DARPA HPCS Integer Sort Benchmark within the SRC-6e Reconfigurable Computer"
E. Allen Michalski and Duncan Buell
University of South Carolina
Abstract: michalski_a.html
Presentation: michalski_p.ppt

Submission 226
"Using Software Rules to Enhance FPGA Reliability"
Chandru Mirchandani
Lockheed Martin Transportation and Security Solutions
Abstract: mirchandani_a.html
Presentation: mirchandani_p.ppt,   mirchandani-bof-w.ppt
Paper: mirchandani_paper.doc

Submission 228
"Design Techniques for Radiation Hardened Phase Locked Loops"
Anantha Nag Nemmani, Martin Vandepas, Kerem Ok, Kartikeya Mayaram, and Un-Ku Moon
Oregon State University
Abstract: nemmani_a.html
Presentation: nemmani_p-poster.ppt
Paper: nemmani_paper.doc

Submission 153
"Emulated Digital CNN-UM Implementation of a 3-dimensional Ocean Model on FPGAs"
Zoltán Nagy and Péter Szolgay
University of Veszprém
Abstract: nagy_a.html
Presentation: nagy_p.ppt

Submission 209
"Supporting Rip-Up and Reroute in an FPGA-Based Multilayer Maze Routing Accelerator"
John A. Nestor, Kavon Nasabzadeh, and Oliver Bowen
Lafayette College
Abstract: nestor_a.html
Presentation: nestor_p.ppt

Submission 1003
 "Availability Analysis of Xilinx FPGA on Orbit"
Nozomu Nishinaga
 National Institute of Information and Communications Technology
 Abstract: nishinaga_a.html
Presentation: nishinaga_p.ppt

Submission 1023
"Digital Design Obsolescence"
John O’Boyle
QP Semiconductor
Abstract: 1023_oboyle_a.html
Presentation: oboyle_p.ppt

Submission 1009
"A FPGA-Based Architecture for In-Flight SAR Motion Compensation in UAVs"
Fernando E. Ortiz1, James P. Durbano1, John R. Humphrey1, Petersen F. Curt1, and Dennis W. Prather2
EM Photonics, Inc.
2University of Delaware
Abstract: ortiz_a.html
Presentation: ortiz_p.ppt

Submission 219
"Design and Timing Closure Techniques for Managing Wide Semiconductor Timing Variations in Space Applications"
Alexander Osovets1 and Michael Cuviello2
1Orbital Sciences Corporation
2Michael Cuviello Muniz Engineering Inc.
Abstract: 219_osovets_a.html
Presentation: osovets_p.ppt

Submission 245
"Reconfigurable Field Programmable Gate Arrays (FPGAs) for Space – Present and Future"
Richard Padovani
Xilinx, Inc.
Abstract: padovani_a.html
Presentation: padovani_p.ppt

Submission 234
"Analysis and Reduction of Soft Delay Errors in CMOS Circuits"
Chris Papachristou, Balkaran S. Gill, Francis and G. Wolff
Case Western Reserve University
Abstract: papachristou_a.html
Presentation: gill_p.ppt

Submission 254
"Reconfigurable and Evolvable Hardware Fabric"
Chris Papachristou and Frank Wolff
Case Western Reserve University
Abstract: papachrisou_2_a.html
Presentation: papachristou_p.ppt
Paper: papachristou_paper.pdf

Submission 146
"Virtex-II Pro PowerPC SEE Characterization Test Methods and Results"
David J. Petrick1, Wesley A. Powell1, Kenda S. Conklin1, Kenneth A. LaBel1 and Dr. James W. Howard2
1NASA Goddard Space Flight Center
2Jackson & Tull Chartered Engineers
Abstract: petrick_a.html
Presentation: petrick_p.ppt,   petrick_bof-l.ppt
Paper: petrick_p.doc

Submission 120
"The Impact of Silicon Etch Dislocations on EEPROM Cell Data Retention Reliability"
David Petry
ZMD America
Abstract: petry_a.html
Presentation: petry_p.ppt,   petry_bof-j.ppt
Paper: petry_paper.doc

Submission 161
"FPGA-based Modeling of Spatio-temporal Interactive Systems"
Jonathan D. Phillips, Vignesh Hariharan, and Aravind Dasu
Utah State University
Abstract: phillips_a.html
Presentation: phillips_p-poster.ppt

Submission 167
"Automation Techniques for Fast Implementation of High Performance DSP Algorithms in FPGAs"
John Porcello
L-3 Communications, Inc.
Abstract: porcello_a.html
Presentation: porcello_p.ppt
Paper: porcello_paper.doc

Submission 1030
"Flash Memory Device Characterization: Pre and Post Radiation Effects"
L.O. Quarrie1, K.M. Bowden1, A.H. Le1, W.R. Spencer1, S.W. Teare2, S.M. Bracht2, J.L. Meason3,
T. Jesson4, R.L. Brady4, M. Bobowski1
Syndetix Incorporated
2 Electrical Engineering Department, New Mexico Tech
3 Energetic Materials Research and Testing Center, New Mexico Tech
4 White Sands Missile Range, DATTS-SVAD
Abstract: quarrie_a.html
Presentation: quarrie_p.pdf

Submission 156
"Reducing Energy in FPGA Multipliers Through Glitch Reduction"
Nathaniel Rollins and Michael J. Wirthlin
Brigham Young University
Abstract: 156_rollins_a.pdf
Presentation: rollins_p.ppt

Submission 1004
"Evaluation of Actel FPGA Products by JAXA"
Yasuo Sakaide1, Norio Nemoto2, Kimiharu Kariu1, Masahiko Midorikawa1, Yoshiya Iide1, Masakazu Ichikawa1, Yoshihisa Tsuchiya1, Toshifumi Arimitsu1, Noriko Yamada2, Hiroyuki Shindou2, Satoshi Kuboyama2, Sumio Matsuda2, and Takashi Tamura2
High-Reliability Components Corporation (HIREC)
2Japan Aerospace Exploration Agency (JAXA)
Abstract: sakaide_a.html
Presentation: sakaide_p.ppt,   sakaide_bof-j.ppt
Paper: sakaide_paper.doc

Submission 101
"Dependency of Oxide Thickness Effect on the Evolution of n-MOSFET Switching Time with Electrical Stress"
C. Salame1, R. Habchi1, A. Khoury1, P. Mialhe2
1CEA-LPSE, Faculty of SciencesII, Lebanese University
Abstract: salame_a.doc
Presentation: salame_p.ppt
Paper: salame_paper.doc

Submission 196
"Altera Stratix Field-Programmable Gate Array EP1S25"
A.B. Sanders1, K.A. LaBel1, C. Poivey2
NASA/Goddard  Space Flight Center
2NASA/Muniz Engineering Inc.
Abstract: sanders_a.html
Presentation: sanders_p.ppt,   sanders_p-poster.jpg

Submission 1017 (Session P)
"Efficient Implementation of a String Matching Algorithm for SRC and Cray Reconfigurable Computers"
Esam El-Araby1, Mohamed Taher1, Tarek El-Ghazawi1, Mohamed Abouellail1, Nandakishore Sastry2, and Kris Gaj2
The George Washington University
2 George Mason University
Abstract: sastry_a.html
Presentation: el-araby_p.ppt

Submission 1032 (Session P)
"RTAX-S Qualification and Reliability Data"
Minal Sawant, Ravi Pragasam, Solomon Wolday, and Ken O’Neill
Actel Corporation
Abstract: ??????
Presentation: sawant_p.ppt

Submission 128
"FPGAs Enable VXS for Software Radio and DSP"
Mario Schiavone
Abstract: schiavone_a.html
Location = Concorde

Submission 246
"Layered Fault Management for HW/SW Co-design"
Jason Scott, Sandeep Neema, Dolores Black, and Ted Bapty
Vanderbilt University
Abstract: scott_a.html
Presentation: scott_p.ppt

Submission 144
"A Fault Tolerant High Speed Network for Inter Satellite Links"
Kawsu Sidibeh and Tanya Vladimirova
Surrey Space Centre, University of Surrey
Abstract: sidibeh_a.html
Presentation: 144_sidibeh_p.pdf

Submission 116
"Reliable SW/HW Co-Design for Wireless Communication System Integrating the Spin Model Checker and Celoxica's DK Suite"
Stefanos Skoulaxinos
Heriot-Watt University
Abstract: skoulaxinos_a.pdf
Presentation: skoulaxinos_p.pptskoulaxinos_poster.ppt,   skoulaxinos_bof_w.ppt

Submission 142
"Development of a Reconfigurable Sensor Network for Intrusion Detection"
Andrzej Sluzek, Palaniappan Annamalai
Nanyang Technological University
Abstract: sluzek_a.html
Presentation: sluzek_p.ppt
Paper: asluzek_paper.doc

Submission 197
"An Ultra Low Power Reconfigurable Task Processor for Space"
Brian Smith1, Greg Alkire1, and Wes Powell2
PicoDyne Inc.
2NASA Goddard Space Flight Center
Abstract: smith_a.html
Presentation: smith_p.ppt

Submission 125
"Reconfigurable Processing Module"
Kevin Somervill1, Robert F. Hodson1, John Williams2, Robert Jones3
NASA LaRC, Hampton, VA
2University of Queensland, Brisbane, AU
ASRC Aerospace Corp., Greenbelt, MD
Abstract: somervill_a.html
Presentation: somervill_p.ppt,   somervill_bof-l.ppt

Submission 1002
"Fault Tolerant Memory In Processor - SuperComputer On a Chip"
Niranjan Soundararajan1 and Arrvindh Shriraman2
1Duke University
2University of Rochester
Abstract: soundararajan_a.pdf
Presentation: soundararajan_p.ppt

Submission 158
"Implementing Digital Signal Processing Algorithms in Actel's RT54SX-S Family"
Ken Stevens
University of Colorado, Boulder
Abstract: stevens_a.html
Presentation: stevens_p.ppt

Submission 232
"Re-configurable Electronics Behavior Under Extreme Thermal Environment"
Adrian Stoica, Veronica Lacayo, Ramesham Rajeshuni, Didier Keymeulen, Ricardo Zebulum, Gary Burke, and Taher Daud
Jet Propulsion laboratory California Institute of Technology
Abstract: stoica_a.html
Presentation: stoica_p.pdf
Paper: stoica_paper.pdf

Submission 103
"Dynamic High-Performance Multi-Mode Architectures for AES Encryption"
Eric Swankoski1 and Vijaykrishnan Narayanan2
Naval Research Laboratory
The Pennsylvania State University
Abstract: swankoski_a.html
Presentation: swankoski_p.ppt,   swankoski_bof-s.ppt

Submission 173
"Upset Susceptibility and Design Mitigation of PowerPC405 Processors Embedded in Virtex II-Pro FPGAs"
Gary Swift1, Gregory Allen1, Jeffrey George2, Sana Rezgui3, and Carl Carmichael3, and Fayez Chayab4
2The Aerospace Corporation
3Xilinx Corporation
Abstract: swift_1_a.html
Presentation: swift_p.ppt,   swift_bof-l.ppt

Submission 174
"Antifuse Rupture from Heavy Ions in Actel FPGAs"
Gary Swift
Abstract: swift_2_a.html
Location = Saturn V

Submission 1011
"A High Speed and Efficient Method of Elliptic Curve Encryption Using Ancient Indian Vedic Mathematics"
Himanshu Thapliyal and M.B Srinivas
International Institute of Information Technology
Abstract: thapliyal_1_a.html
Presentation: thapliyal_p.ppt
Paper: 1011_thapliyal_paper.pdf

Submission 1012
"A Beginning in the Reversible Logic Synthesis of Sequential Circuits"
Himanshu Thapliyal and M.B Srinivas
International Institute of Information Technology
Abstract: thapliyal_2_a.html
Presentation: thapliyal_p.ppt
Paper: 1012_thapliyal_paper.pdf

Submission 1013
"A Novel Time- Area-Power Efficient Single Precision Floating Point Multiplier"
Himanshu Thapliyal and M.B Srinivas
International Institute of Information Technology
Abstract: thapliyal_3_a.html
Presentation: thapliyal_p.ppt,   thapliyal_bof-m.ppt
Paper: 1013_thapliyal_paper.pdf

Submission 159
"Wavelet “Block Processing” for Reduced Memory Transfers"
William F. Turri1 and Eric J. Balster2
Systran Federal Corp.
2Air Force Research Laboratory/IFTA
Abstract: turri_1_a.html
Presentation: turri_p.ppt

Submission 160
"Image 'Padding' in Limited-Memory FPGA Systems"
William F. Turri1 and Eric J. Balster2
Systran Federal Corp.
2Air Force Research Laboratory/IFTA
Abstract: turri_2_a.html
Presentation: turri_p.ppt

Submission 230
"Characterization of 1.2GHz Phase Locked Loops and Voltage Controlled Oscillators in a Total Dose Radiation Environment"
Martin Vandepas, Kerem Ok, Anantha Nag Nemmani, Merrick Brownlee, Kartikeya Mayaram, Un-Ku Moon
Oregon State University
Abstract: vandepas_a.html
Presentation: vandepas_p.ppt
Paper: vandepas_paper.doc

Submission 204
"Reduced Triple Modular Redundancy for Tolerating SEUs in SRAM-based FPGAs"
Kamakoti Veezhinathan1, Sk. Noor Mahammad1, V. Muralidaran1, Vijaykrishnan Narayanan2, and Vikram Chandrasekhar1
1Indian Institute of Technology
2Pennsylvania State University
Abstract: veezhinathan_a.html
Presentation: kama_p.ppt,   kama_bof-l.ppt
Paper: kama_paper.pdf

Submission 195
"High Performance Low Power Single Chip Reconfigurable Supercomputer for High-end Aerospace Applications"
N. Venkateswaran, M. Arvind, C. Karthik, G. Karthik, V. Vishwanath, and K. Viswanath
Waran Research Foundation
Abstract: venkateswaran_a.html
Presentation: nagarajan_p.ppt,   nagarajan_bof-m.ppt
Paper: nagarajan_paper.pdf

Submission 251
"A Fast FPGA Implementation of a Unique Multi-level Tree-based Image Classifier"
Geoffrey Wall1, Faizal Iqbal1, Xiuwen Liu2, and Simon Foo1
Florida A&M University - Florida State University
2Florida State University
Abstract: wall_2_a.html
Presentation: wall_p.ppt

Submission 1001
"A Linux-based Software Platform for the Reconfigurable Scalable Computing Project"
John A. Williams1, Neil W. Bergmann1, and Robert F. Hodson2
1The University of Queensland
2NASA Langley Research Center
Abstract: williams_a.html
Presentation: williams_p.ppt,   williams_bof-s.ppt

Submission 1028
"Actel A54SX-A and RTSX-SU Reliability Testing Update"
Antony Wilson, Minal Sawant, and Dan Elftmann
Abstract: wilson_a.html
Presentation: wilson_p.ppt

Submission 223
"MEMS-based Reconfigurable Manifold Update"
Warren Wilson1, James Lyke1 and Glenn Forman2
Air Force Research Laboratory, Space Vehicles Directorate
2GE Global Research
Abstract: wilson_a.html
Presentation: wilson_pp.ppt


2005 MAPLD International Conference Home Page

Home - NASA Office of Logic Design
Last Revised: February 03, 2010
Digital Engineering Institute
Web Grunt: Richard Katz