NASA Office of Logic Design

NASA Office of Logic Design

A scientific study of the problems of digital engineering for space flight systems,
with a view to their practical solution.


2004 MAPLD International Conference

Ronald Reagan Building and International Trade Center
Washington, D.C.

September 8-10, 2004

Paper Topics Based on 2003 Evaluation Forms

The Call for Papers for the 7th MAPLD International Conference is now being prepared.  First, an overall description of the conference:

The 7th annual MAPLD International Conference will present papers on programmable logic devices and technologies, digital engineering, and related fields, for military and aerospace applications. Devices, technologies, logic design, flight applications, fault tolerance, usage, reliability, radiation susceptibility, and encryption applications of programmable devices, processors, and adaptive computing systems in military and aerospace systems are topics for papers.

The following topics were highlighted by attendees at last Septembers event.  They are listed here for your reference.  They are not listed in any particular order.

  1. Since software has become such a controversial and hotly debated topic I would suggest this be included in the topics. The focus should be on real-time embedded software for spacecraft processing. At the least we should have an expert in the field give a detailed talk addressing the issues that came up during this years panel session.
  2. Methods of managing complex logic systems w/ multiple chips w/ multiple designers.    How does a system designer control the overall efficiency/reliability of such a design when each designer has different methodologies and backgrounds?
  3. High integrity systems design considerations.
  4. Design verification methods for radiation hardness and fault tolerance.
  5. Verification and validation methodologies.
  6. More emphasis on lessons learned.  The best presentations were by seasoned engineers about "school of hard knocks" such as "FPGA Redesign of a Microprocessor-based Subsystem With No Impact to the Mission
    Software." Also really enjoyed talk by Roger Launius.
  7. The 10 most common mistakes that reduce reliability.
  8. Logic design, evaluation, design guidelines, rules, recommendations, do's and don'ts for SEU mitigation and immunity ==> how to analyze and evaluate a design for SEU (and catastrophe) immunity (or susceptibility).
  9. Fault tolerance with FPGAs would be an excellent topic.
  10. SBIR corner in posters and exhibits  New Session: SBIR projects and partnering opportunities.
  11. Analog and mixed signal issues for space electronics.
  12. Would like to hear how FPLD's have solved DMSMS problems.
  13. I would like to see more RC implementations that are geared towards military applications, such as MIL-STD interfaces, munitions controllers, micro air vehicle/unmanned air vehicle controllers, and computational fluid dynamics analysis.
  14. Although not yet required on military/government programs, it would seem it would soon adopt the DO-254 RTCA design assurance guidance for airborne electronics.
  15. Implementing high performance, high reliability processor cores in FPGAs.
  16. I would be very interested in a seminar or session on sneak analysis methodologies/techniques -- especially in the domain branching from hardware <==> software. I think we have major holes here in the industry.
  17. Tools that check for low reliability design constructs.
  18. Wish list for PLD tools/methods that we need but vendors don't supply.
  19. Physics of the semiconductor technology: - overview plus presentations by major FPGA vendors (Actel, Altera, Xilinx).
  20. I kept hearing about the "high level language" approach to VHDL. I keep thinking this level of abstraction is dangerous and maybe a refresher on "VHDL for Synthesis" or "Writing self-checking test benches" would be a better topic.
  21. Where have all the MIL-STDs gone? This would be a great thesis: MIL-STDs were established to overcome inadequacies of engineering products and provide a common form of implementation criteria. In 1960 it was expected to have implementation failure in the end item. In 2003 it is unacceptable. Now, many of the MIL-STDs are no longer enforced (retired). What should we expect future implementation to contain failure in the end item or system?
  22. Effect and implementation of CMMI processes on EE development processes.
  23. Comparisons of realized failures/upsets for on-orbit/deployed systems versus FMEA predictions
  24. FPGA development process improvement (When will FPGA processes be like SEI for software folks).
  25. Hardware and System Design reliability, both theory and real-world implementation.
  26. Real world "case study" presentations (like Kevin Hames' Columbia Avionics Lessons)
  27. NASA (and DOD) representatives: chief engineers, chief technologists, think tank analysts (RAND and Aerospace Corp)

For more information: mapld2004@klabs.org

2004 MAPLD International Conference Home Page


Home - NASA Office of Logic Design
Last Revised: February 03, 2010
Digital Engineering Institute
Web Grunt: Richard Katz
NACA Seal