2001 MAPLD International Conference

Kossiakoff Conference Center
The Johns Hopkins University - Applied Physics Laboratory
11100 Johns Hopkins Road
Laurel, Maryland 20723-6099

September 11-13, 2001


Session E. Design 3: Fault Tolerance

E1_Krenz_1.jpg (218851 bytes)  E1_Krenz_2.jpg (218315 bytes)
"Programmable Logic in Fault-Tolerant Design"
Krenz, Rene
IMIT, KTH-Stockholm

E4_Lee_1.jpg (177629 bytes)  E4_Lee_2.jpg (193778 bytes)  E4_Lee_3.jpg (236259 bytes)
"Software/Hardware Reconfigurable Network Processor for Space Networks"
Lee, Clement G. et. al.,
Jet Propulsion Laboratory

E5_Prasanna_1.jpg (188625 bytes)  E5_Prasanna_2.jpg (170982 bytes)
"Testing FPGA Devices Using JBits"
Sundararajan, Prasanna
Xilinx Inc.


Home
Last Revised: January 09, 2002
Digital Engineering Institute
Web Grunt: Richard Katz