Means shall be provided to facilitate the verification of flight hardware and software by appropriate real-time simulation facilities, support equipment, and cooperative test features in the computer, such as clock controls and memory dumping sequences. All programs shall be thoroughly specified and verified at all levels from subroutines to total program assemblies. Means shall be provided to guarantee that the program which has been verified is identical to the program loaded into the flight computer and that the flight computer has been correctly simulated during verification.
Home - NASA Office of Logic Design
Last Revised: February 03, 2010
Digital Engineering Institute
Web Grunt: Richard Katz