
								F	REVIS	IONS										
LTR					D	ESCF	RIPTIO	N					D	ATE (Y	′R-MO-I	DA)		APPI	ROVEI)
Α	capa	acitano	Capacitance test - moved packages to show correct ce. Added conversion table for Y and Z package. Redrew ure 1 to correct row names. Made changes to Table IIA.						99-04-09				Raymond Monnin							
REV SHEET REV	35 A	A 36 A	A 37 A	A 38 A	A 39 A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
SHEET	35 A	36 A	37 A	38 A	39	A 20		A 22		A 24	A 25		A 26	A 28	A 29	A 30	1		1	
SHEET REV SHEET	35 A 15	36	37	38 A 18	39 A 19		21	22	23	24	25	26	26	28	29	30	31	32	33	34
SHEET	35 A 15	36 A	37 A	38 A 18 RE\	39 A 19												1		1	A 34 A 14
SHEET REV SHEET REV STATU	35 A 15	36 A	37 A	38 A 18 RE\ SHE PRE	39 A 19 V EET EPAREenneth	20 ED BY	21 A	22 A	23 A	24 A	25 A 5	26 A 6	26 A 7 NSE S COL	28 A 8 UPPL UMBL	29 A 9 Y CEI JS, OI	30 A	31 A 11 COLU 3216	32 A 12	33 A 13	34 A
SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STA	35 A 15 S NDA OCIR	36 A 16 RD CUI	37 A 17	38 A 18 RE\ SHE KG	39 A 19 V EET	20 ED BY n Rice	21 A	22 A	23 A	24 A	25 A 5	26 A 6	26 A 7 NSE S COL	28 A 8 UPPL UMBL	29 A 9 Y CEI JS, OI	30 A 10 NTER	31 A 11 COLU 3216	32 A 12	33 A 13	34 A
SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STAI MICRO DRA	35 A 15 S NDA OCIR AWIN	36 A 16 RD CUI	37 A 17	38 A 18 REV SHE PRE KG CHE Je	39 A 19 V EET EPAREenneth	20 ED BY n Rice D BY wling	21 A 1	22 A	23 A	24 A 4	25 A 5	26 A 6 DEFE	26 A 7 NSE S COL htt	28 A 8 SUPPL UMBL p://ww	29 A 9 -Y CEI JS, OH ww.ds	30 A 10 NTER HIO 43 acc.dla	31 A 11 COLU 3216 a.mil	32 A 12 JMBU	33 A 13	34 A 14
SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STAI MICRO DRA THIS D AVA FOR U	35 A 15 S NDA OCIR AWIN KILABL SE BY RTMEN VCIES	36 A 16 RD CUI IG IG IS E ALL NTS OF TH	37 A 17	38 A 18 REV SHE KG CHE Je APP R:	39 A 19 V EET EPARE enneth ECKED eff Bov	20 ED BY In Rice D BY Wling ED BY Ind Mon	21 A 1	22 A 2	23 A 3	A 4 4 MIC PRO	25 A 5	26 A 6 CAG	26 A 7 NSE S COL htt	28 A 8 SUPPL UMBL p://ww	29 A 9 -Y CEI JS, OH ww.ds	30 A 10 NTER HIO 43 acc.dla	31 A 11 COLU 3216 a.mil	32 A 12 JMBU	33 A 13 S S	34 A 14
SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STAI MICRO DRA THIS D AVA FOR U DEPA AND AGEI	35 A 15 S NDA OCIR AWIN ILABL SE BY RTMEN ICIES IT OF	36 A 16 RD CUI IG IG IS E ALL NTS OF TH	37 A 17	38 A 18 REV SHE KG CHE Je APP R:	39 A 19 V EET EPARE enneth ECKED eff Bov	20 ED BY In Rice D BY Wling ED BY Ind Mon	21 A 1	22 A 2	23 A 3	A 4 4 MIC PRO	25 A 5	26 A 6 CAG	26 A 7 NSE S COL htt	28 A 8 SUPPL UMBL p://ww	29 A 9 -Y CEI JS, OH ww.ds	30 A 10 NTER HIO 43 acc.dla	31 A 11 COLU 3216 a.mil	32 A 12 JMBU	33 A 13 S GATE	34 A 14

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents three product assurance class levels consisting of space application (device class V), high reliability (device classes M and Q), and nontraditional performance environment (device class N). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN. For device class N, the user is cautioned to assure that the device is appropriate for the application environment.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device classes N, Q, and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit function	Access time
01	XQ4036XL-3	36000 gate programmable array	3.0 ns

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

<u>Device class</u>	Device requirements documentation
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
N	Certification and qualification to MIL-PRF-38535 with a non-traditional performance environment encapsulated in plastic
Q or V	Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835, JEDEC Publication 95, and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
Х	CMGA36-P411	411	Pin grid array package
Υ	See figure 1	228	Quad flat package
Z	See figure 1	228	Quad flat package
U	LBGA-B-352 (JEDEC MO-192-BAR-2)	352	Ball grid array with four rows on each side (plastic)
Т	PQFP-G-240 (JEDEC MS-029-GA)	240	Quad flat package with heat sink molded in the package (plastic)

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes N, Q, and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98510
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 2

1.3 Absolute maximum ratings. 1/ 2/ Supply voltage range to ground potential (V_{CC}) ---DC input voltage range (V_{IN}) -----Voltage applied to three-state output(V_{TS}) -----Lead temperature (SDA) -0.5 V dc to +4.0 V dc -0.5 V to 5.5V -0.5 V to 5.5V +260°C Power dissipation (PD) ------See MIL-STD-1835 20° C/W 3/ 0.8° C/W 3/ 1.5° C/W 3/ Junction temperature (T_J) for ceramic packages ---Junction temperature (T_J) for plastic packages ---Storage temperature range -----+150°C <u>4</u>/ +125°C 4/ -65° C to +150° C Storage temperature range 1.4 Recommended operating conditions. +3.0 V dc minimum to +3.6 V dc maximum 50% of V_{CC} to 5.5 V 0V to 30% of V_{CC} 250 ns -55°C to +125°C -55°C to +125°C for Plastic packages 1.5 <u>Digital logic testing for device classes N, Q and V.</u> Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012) ----- 99.9 percent 2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-973 - Configuration Management.

MIL-STD-1835 - Interface Standard For Microcircuit Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's). MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

- All voltage values in this drawing are with respect to V_{SS} Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- When a thermal resistance for this case is specified in MIL-STD-1835 that value shall supersede the value indicated herein.
- Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98510
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 3

2.2 <u>Non-Government publications</u>. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192M-95 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103.)

ELECTRONICS INDUSTRIES ALLIANCE (EIA)

JEDEC Standard EIA/JESD 78 - IC Latch-Up Test.

JEDEC Publication 95 - Registered and Standard Outlines for Semiconductor Devices

(Applications for copies should be addressed to the Electronics Industries Alliance, 2500 Wilson Blvd., Arlington, VA 22201.

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes N, Q, and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes N, Q, and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Logic block diagram. The logic block diagram shall be as specified on figure 3.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes N, Q, and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98510
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 4

- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes N, Q, and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes N, Q, and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes N, Q, and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes N, Q, and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-PRF-38535, appendix A).

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device classes N, Q, and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes N, Q, and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Delete the sequence specified as initial (preburn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
- b. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class M, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- c. Interim and final electrical parameters shall be as specified in table IIA herein.

4.2.2 Additional criteria for device classes N, Q, and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B
 of MIL-PRF-38535.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98510
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 5

		TA	BLE I. Electrical performance	<u>characteristics</u>		1		1
Test		$ \begin{array}{c c} \text{Symbol} & \text{Conditions} \\ & 3.0 \leq \text{Vcc} \leq 3.6 \text{V} \\ & (\text{-55}^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq \text{+125}^{\circ}\text{C} \text{ for} \\ \end{array} $		Group A Subgroups	Device Types	Limits		Units
[ceramic packages) (-55° C≤T _J ≤+125° C for plastic packages)			Min	Max	
High-level output	voltage	VOH	IOH = -4 mA, VCC=min (LVTTL)	1, 2, 3	01	2.4		V
High-level output	voltage		IOH = -500 μ A, VCC= min (LVCMOS)	1, 2, 3	01	90% VCC		V
Low-level output	voltage	VOL	IOL = 12 mA, VCC=min (LVTTL) <u>1</u> /	1, 2, 3	01		0.4	V
Low-level output	voltage		IOL = 1500 μA, VCC=min (LVCMOS)	1, 2, 3	01		10% VCC	V
Data Retention Solvoltage (below wonfiguration data	vhich	VDR	(Read back mode only)	1, 2, 3	01	2.5		V
Quiescent FPGA current 2/	Supply	ICCO		1, 2, 3	01		15	mA
Input or output lea	akage	IL		1, 2, 3	01	-10	+10	μΑ
Input capacitance (sample tested)	U and T case outlines	C _{IN} , COUT	See 4.4.1e, f = 1.0 Mhz, V _{OUT} = 0 V	4	01		10	pf
	X, Y, and Z case outline						16	pf
Pad pull-up (whe	n selected)	IRPU	VIN = 0V (sample tested)	1, 2, 3	01	0.02	0.25	mA
Pad pull-down (w selected)	vhen	IRPD	VIN = 3.6V (sample tested)	1, 2, 3	01	0.02	0.15	mA
Horizontal Longlir (when selected) (IRLL		1, 2, 3	01	0.3	2.0	mA
Functional test		FT	See 4.4.1c	7, 8A, 8B	01			

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98510
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 6

	TABLE	I. <u>Electrical perf</u>	ormance c	haracte	ristics.				
Test	Symbol	Conditions 3.0≤Vcc≤3.6V (-55° C≤T _C ≤+125° C for ceramic packages) (-55° C≤T _J ≤+125° C for plastic packages)		,	oup A roups	Device Types	Lin Min	mits Max	Units
Wide Deceder Cuitabine Che	ra ata riatia Cuida		ages)						
Wide Decoder Switching Cha	1			1		1	i	1	
Full length, two pull-ups, inputs from IOB I-pins 3/	TWAF2	See figure 4 as applicable		9, 1	0, 11	01		11.6	ns
Half length, two pull-ups, inputs from IOB I-pins <u>3</u> /	TWAO2	<u>4</u> / <u>5</u> /						8.0	
CLB Switching Characteristic	Guidelines								
Combinatorial Delays									
F/G inputs to X/Y outputs	TILO	See figures 3 ar	nd 4 as	9, 10,	11	01		1.6	ns
F/G inputs via H' to X/Y outputs	TIHO	applicable 4/5/ See figures 3 and 4 as applicable 6/ See figures 3 and 4 as applicable 4/5/						2.7	
F/G inputs via transparent latch to Q outputs	ТІТО							2.9	
C inputs via SR/HO via H to X/Y outputs	ТНН0О							2.5	
C inputs via HI via H to X/Y outputs	THH1O							2.4	
C inputs via DIN/H2 via H to X/Y outputs	THH2O							2.5	
C inputs via EC, DIN/H2 to YQ, XQ output (bypass)	TCBYP							1.5	
CLB Fast Carry Logic		•		•		•	•	•	•
Operand inputs (F1, F2, G1, G4) to COUT	TOPCY	See figure 3 as applicable 6/		9, 10,	11	01		2.7	ns
Add/Subtract input (F3) to COUT	TASCY	See figure 3 as applicable 6/						3.3	
Initialization inputs (F1,F3) to COUT	TINCY	See figure 3 as applicable 4/5	5/					2.0	_
CIN through function generators to X/Y outputs	TSUM	See figure 3 as applicable 4/5						2.8	
CIN to COUT, bypass function generators	ТВҮР	See figure 3 as applicable 6/						0.3	
Sequential Delays									
Clock K to Flip-Flop outputs Q	тско	See figures 3 a applicable 4/	and 4 as / <u>5</u> /	9, 10,	11	01		2.1	ns
Clock K to Latch outputs Q	TCKLO	See figure 3	<u>6</u> /					2.1	
See notes at end of table.									
	IDARD JIT DRAWING		SIZE A					5962-9	98510
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000					REVIS	SION LEVE A	EL .	SHEET 7	,

	TABLE	I. Electrical performance c	haracteristics.				
Test	Symbol	Conditions 3.0 ≤ Vcc ≤ 3.6 V (-55° C ≤ T _C ≤ +125° C for	Group A Subgroups	Device Types			Units
		ceramic packages) (-55° C≤T _J ≤+125° C for plastic packages)			Min	Max	
Setup Time before Clock K							
F/G inputs	TICK	See figure 3 6/	9, 10, 11	01	1.1		ns
F/G inputs via H	TIHCK				2.2		ns
C inputs via H0 through H	THH0CK				2		ns
C inputs via H1 through H	THH1CK				1.9		ns
C inputs via H2 through H	THH2CK				2		ns
C inputs Via DIN	TDICK				0.9		ns
C inputs via EC	TECCK				1		ns
C inputs via S/R, going Low (inactive)	TRCK				0.6		ns
CIN input via F/G	TCCK				2.3		ns
CIN input via F/G and H	TCHCK				3.4		ns
Hold Time after Clock K							
F/G inputs	TCKI	See figure 3 6/	9, 10, 11	01	0		ns
F/G inputs via H	TCKIH				0		ns
C inputs via SR/HO through H	TCKHH0				0		ns
C inputs via H1 through H	TCKHH1				0		ns
C inputs via DIN/H2 through H	TCKHH2				0		ns
C inputs via DIN/H2	TCKDI				0		ns
C inputs via EC	TCKEC				0		ns
C inputs via SR, going Low (inactive)	TCKR				0		ns

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98510
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		A	8

TABLE I. Electrical performance characteristics.									
Test	Symbol	Conditio 3.0 ≤ Vcc ≤ (-55° C ≤ T _C ≤+1 ceramic pac	3.6V	Grou A Subgro	· 7	Device Types	Lir	nits	Units
		ceramic pac (-55°C≤T _J ≤+1 plastic pack	25°C for				Min	Max	
Clock									
Clock High time	TCH	See figure 3	<u>6</u> /	9, 10, 1	1 (10	3		ns
Clock Low time	TCL						3		ns
Set/Reset Direct				_					
Width (High)	TRPW	See figure 3	<u>6</u> /	9, 10, 1	1 (01	3		ns
Delay from C inputs via S/R, going High to Q	TRIO							3.7	ns
Global Set/Reset				_					
Minimum GSR Pulse Width	TMRW	See figure 3	<u>6</u> /	9, 10, 1	1 (01	19.8		ns
Delay from GSR input to any Q	TMRQ							22.5	ns
Delay from GSR input to any Pad	TRPO							27.1	ns
Toggle Frequency (MHz)	FTOG							166	MHz
Propogation Delays									
Clock (OK) to Pad	TOKPOF	See figure 3	<u>6</u> /	9, 10, 1	1 (10		5	ns
Output (O) to Pad	TOPF							4.1	
3 state to Pad hi-Z (slew-rate independent)	TTSHZ							4.4	
3-state to Pad active and valid	TTSONF							4.1	
Output (O) to Pad via Fast Output MUX	TOFPF							5.5	
Setup and Hold Times									
Output (O) to clock (OK) setup time	TOOK	See figure 3	<u>6</u> / <u>8</u> /	9, 10, 1	1 (01	0.5		
Output (O) to clock (OK) hold time	токо						0		
Clock Enable (EC) to clock (OK) setup	TECOK						0		
Clock Enable (EC) to clock (OK) hold	TOKEC						0.3		
See notes at end of table.									
	DARD JIT DRAWING		SIZE A					5962-9	8510
DEFENSE SUPPLY (COLUMBUS, O	CENTER COLU			F	REVISIC	N LEVE A	EL .	SHEET 9	

	TABLE	I. <u>Electrical perf</u>	ormance ch	haracte	ristics.				
Test	Symbol	Conditio 3.0 \(\setminus C \) (-55° C \(\setminus C \) corresponds pools	3.6V 25° C for	l A	oup A roups	Device Types	Lir	nits	Units
		ceramič pacl (-55° C ≤ T	(ages) 25°C for ages)				Min	Max	
Slew Rate Adjustment									
for output SLOW option add	TSLOW	<u>6</u> /		9, 10	11	01		3	ns
BENCHMARK PATTERNS (1	00% Tested) Co	onditions							
Core + TILO+TIHO	TILHO1	See figure 4 as applicable 4	/ 5 / 0 /	9, 10,	11	01		50.9	ns
Core + TILO+TIHO	TILHO2	applicable <u>4</u> / <u>5</u> / <u>9</u> /						51.6	
Core + TILO+TIHO	TILHO3							51.0	
Core + TILO+TIHO	TILHO4							51.0	
Core + TILO+TIHO	TILHO5							51.9	
Core + THH0O +THECQO	THH0O							80.9	
Core + THH10 + THH2QO	THH10							84.7	
Core + THH20 + THELQO	THH20							80.7	
Core + TINCY + TSUM	CRY1							52.9	
Local Line Patterns									
Core + Local Line 1	LOCAL 1	See figure 4 as	15/0/	9, 10,	11	01		92.8	ns
Core + Local Line 2	LOCAL 2	applicable <u>4</u> /	' <u>5</u> / <u>9</u> /					102.0	
Core + Local Line 3	LOCAL 3							104.4	
Core + Local Line 4	LOCAL 4							106.5	
Core + Local Line 5	LOCAL 5							113.4	
Core + Local Line 6	LOCAL 6							104.7	
Core + Local Line 7	LOCAL 7							109.3	
Core + Local Line 8	LOCAL 8							101.7	
Core + Local Double Line 1	DBL 1							81.4	
Core + Local Double Line 2	DBL 2							81.6	
Core + Horizontal Quad A	QHA							128.6	
Core + Horizontal Quad B	QHB							137.4	
Core + Horizontal Quad C	QHC							135.0	
Core + Vertical Quad A	QVA							135.0	
Core + Vertical Quad B	QVB							137.7	
Core + Vertical Quad C	QVC							135.1	
See notes at end of table.									
			SIZE						
	DARD JIT DRAWING		A					5962-9	8510
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000					REVIS	SION LEVE A	EL	SHEET 10)

	TABLE	I. Electrical performance cl	haracteristics.	Ţ			1
Test	Symbol	Conditions 3.0≤Vcc≤3.6V (-55° C≤T _C ≤+125° C for	Group A Subgroups	Device Types	Li	mits	Units
		ceramic packages) (-55° C≤T _J ≤+125° C for plastic packages)			Min	Max	
Long-Line patterns							
Core + Horizontal Long Line 1	HLL1	See figure 4 as	9, 10, 11	01		92.2	ns
Core + Horizontal Long Line 2	HLL2	applicable <u>4</u> / <u>5</u> / <u>9</u> /				127.5	
Core + Horizontal Long Line 3	HLL3					124.2	
Core + Horizontal Long Line 4	HLL4					100.7	
Core + Horizontal Long Line 5	HLL5					130.6	
Core + Horizontal Long Line 6	HLL6					130	
Core + Vertical Long Line 1	VLL1					66.3	
Core + Vertical Long Line 2	VLL2					68.6	
Core + Vertical Long Line 3	VLL3					72.2	
Core + Vertical Long Line 4	VLL4					71.5	
Core + Vertical Long Line 5	VLL5					70.4	
Core + Vertical Long Line 6	VLL6					69.6	
Core + Vertical Long Line 7	VLL7					72.7	
Core + Vertical Long Line 8	VLL8					74.3	
Core + Vertical Long Line 9	VLL9					74.6	
Core + Vertical Long Line 10	VLL10					74.1	
Core + Horizontal Long Line 1 (Loaded)	HLL1_L					148.9	1
Core + Horizontal Long Line 2 (Loaded)	HLL2_L					203	
Core + Horizontal Long Line 3 (Loaded)	HLL3_L					190.8	
Core + Horizontal Long Line 4 (Loaded)	HLL4_L					159.4	
Core + Horizontal Long Line 5 (Loaded)	HLL5_L					207.7	
Core + Horizontal Long Line 6 (Loaded)	HLL6_L					214.1	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98510
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		A	11

Toot		_E I. <u>Electrical perfo</u>					Π,	imita	Linite
Test	Symbol	Condition 3.0 ≤ Vcc ≤ 3	3.6V	l A	roup A	Device Types	LI	imits	Units
	_	(-55° C≤T _C ≤+12 ceramic pack (-55° C≤T _J ≤+12 plastic packa	kages) 25°C for	Subg	groups		Min	Max	_
Core + Vertical Long Line 1 (Loaded)	VLL1_L	See figure 4 as a <u>4</u> / <u>5</u> /	applicable	9, 10,	, 11	01		107.8	ns
Core + Vertical Long Line 2 (Loaded)	VLL2_L	1	1					96.8	1
Core + Vertical Long Line 3 (Loaded)	VLL3_L	1	1					99	1
Core + Vertical Long Line 4 (Loaded)	VLL4_L	1						103.2	1
Core + Vertical Long Line 5 (Loaded)	VLL5_L						96.7		
Core + Vertical Long Line 6 (Loaded)	VLL6_L	1	I					103	
Core + Vertical Long Line 7 (Loaded)	VLL7_L	1	I					103.6	
Core + Vertical Long Line 8 (Loaded)	VLL8_L		1					99.2	
Core + Vertical Long Line 9 (Loaded)	VLL9_L	1	l					89	
Core + Vertical Long Line 10 (Loaded)	VLL10_L	1						103.6	
Clock Patterns									
Global Low Skew Clock	GLS	See figure 4 as a	applicable	9, 10, 11	01		57.4	ns	
Global Early Clock	GE	<u>4</u> / <u>5</u> /	ļ					142.3	
KX Clock Line	KX_K		!					127.0	
Edge Line Patterns									
Core + Edge Long Line	EDGELL	See figure 4 as		9, 10,	, 11	01		151.8	ns
Octal 1	OCTAL 1	applicable. <u>4</u> / <u>5</u> / and <u>(9</u> / w	vhere					79.4	1
Core + Top Edge Double Line	T_EDBL	applicable)	l					56.2	
Core + Left Edge Double Line	L_EDBL	1	1					51.1	
Core + Bottom Edge Double Line	B_EDBL	1					55.6		
See notes at end of table.				_	_				_
	IDARD		SIZE A					5962-9	9851
MICROCIRCU DEFENSE SUPPLY (COLUMBUS, O	UMBUS			REVIS	SION LEVE	ΞL	SHEET		

Α

12

	TABL	E I. Electrical perf	ormance cl	haracte	ristics.				
Test	Symbol	Conditior 3.0≤Vcc≤3 (-55° C≤T _C ≤+1 ceramic pack	.6V 25° C for	,	oup A Iroups	Device Types		mits	Units
		(-55°C≤T _J ≤+12 plastic packa	25°C for				Min	Max	
Core +Right Edge Double Line	R_EDBL	See figure 4 as a <u>4</u> / <u>5</u> / and (<u>9</u> /	where	9, 10,	, 11	01		53.3	ns
Top Left Half Wide Decoder	TL_HWD2	applicabl	e)					59.5	
Top Right Half Wide Decoder	TR_HWD2							138.7	
Full Wide Decoder	R_WD2							100.3	
Buffer Patterns				_				_	
Full Length Tbuf at HLL3	F_TBUF3	Coo figure 4 co s	واطمعناممه	0.40	44	01		358.9	
Full Length Tbuf at HLL4	F_TBUF4	See figure 4 as a <u>4</u> / <u>5</u> /	ірріїсавіе	9, 10,	, 11	01		356.2	ns
Left Half Length Tbuf at HLL3 with 4 Pullup	L_TBUF3_4							106.7	
Left Half Length Tbuf at HLL4 with 4 Pullup	L_TBUF4_4							109.3	
Left Half Length Tbuf at HLL3 with 1 Pullup	L_TBUF3_1							598.3	
Left Half Length Tbuf at HLL4 with 1 Pullup	L_TBUF4_1							597.8	
Right Half Length Tbuf at HLL3 with 4 Pullup	R_TBUF3_4							105.7	
Right Half Length Tbuf at HLL4 with 4 Pullup	R_TBUF4_4						106.9		
Right Half Length Tbuf at HLL3 with 1 Pullup	R_TBUF3_1							596.4	
Right Half Length Tbuf at HLL4 with 1 Pullup	R_TBUF4_1							598.7	
Clock/Setup/Hold Patterns	•							•	
GLS Clock Setup	SETUP_GLS	See figure 4 as a	applicable	9, 10,	, 11	01	6.6		ns
GE Clock Setup	SETUP_GE	<u>4</u> / <u>5</u> /					7.0		
GLS Clock Hold	HOLD_GLS						0]
GE Clock Hold	HOLD_GE						0.8]
GE Clock Hold	TCKO_GLS_ POS							9.7	
See notes at end of table.									
	ANDARD CUIT DRAWING		SIZE A					5962-9	98510
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000				REVIS	SION LEVE A	EL	SHEET 1	3	

	TABLE I. <u>El</u>	ectrical performance charac	cteristics.	,			_
Test	Symbol	Conditions 3.0≤Vcc≤3.6V (-55° C≤T _C ≤+125° C for	Group A Subgroups	Device Types	Lir	nits	Units
		ceramic packages) (-55° C≤T _J ≤+125° C for plastic packages)			Min	Max	
GLS Clock To Out (rise)	TCKO_GLS_NEG	See figure 4 as	9, 10, 11	01		9.7	ns
GLS Clock To Out (fall)	TCKO_GE_POS	applicable <u>4</u> / <u>5</u> /				9.4	
GE Clock To Out (fall)	TCKO_GE_NEG					9.4	
IOB Patterns (CMOS)							
TPPLI To TOPS	TPPLI_TOPS	See figure 4 as	9, 10, 11	01		16.7	ns
TPID To Out Thru MUX1	TPID_TMUX1	applicable <u>4</u> / <u>5</u> / and (<u>10</u> where applicable)				7.3	
TPID to TOPF Thru Wide Decoder	TPID_WDEC_TOPF					36.8	
TPLI To Out Thru EC	TPLI_TECI					8.7	
TPPLI To Out Thru EC	TPPLI_TEC					15.2	
TPDLI To TOPF	TPDLI_TOPF					16.9	
TPFLI to TOPF	TPFLI_TOPF					8.8	
TPID To Out Thru MUX0	TPID_TMUXO					7.9	
TPPFLI To TOPF	TPPFLI_TOPF					14.4	
TPID To TOPF	TPID_TOPF					5.8	
TBUF driving half a Horizon	tal Longline (Horizontal	Longline Switching Charac	teristics Guide	lines)	_	-	_
I going High or Low to half of a Horizontal Longline going High or Low, while T is Low. Buffer is constantly active.	T HIO1	See figure 4 as applicable 4/ 5/ 11/	9, 10, 11	01		4.8	ns
T going Low to half of a Horizontal Longline going from resistive pull-up or floating High to active Low. TBUF configured as open-drain or active buffer with I = Low	THON					5.4	
T going High to half of a Horizontal Longline going from Low to High, pulled up by four resistors. 12/	T HPU4					5.3	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98510
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		A	14

	TABLE I	. Electrical perf	ormance cha	racter	istics.				
Test	Symbol	Cond 3.0≤Vc (-55° C≤T _C : ceramic p (-55° C≤T _J : plastic pa	c≤3.6V ≤+125°C for ackages) ≤+125°C for		Group A ogroups	Device Types	Min	Max	Units
TBUF driving a Horizontal L	ongline								
I going High or Low to Horizontal Longline going High or Low, while T is Low. Buffer is constantly active.	T IOI		See figure 4 as applicable <u>4</u> / <u>5</u> /		0, 11	01		11.6	ns
T going Low to Horizontal Longline going from resistive pull-up or floating High to active Low. TBUF configured as open-drain or active buffer with I = Low.	TON							12.3	
T going High to Horizontal Longline going from Low to High, pulled up by two resistors.	T PU2							14.4	
Setup Times (IOB Input Swi	itching Characteristi	c Guidelines)					•	•	
Pad to Clock (IK), no delay	TPICK	See figure 3 as applicable 6/		9, 10	0, 11	01	1.7		ns
Pad to Clock (IK), partial delay	TPICKP]				8.4		
Pad to Clock (IK), full delay	TPICKD						10.5		
Pad to Clock (IK), via transparent Fast Capture Latch, no delay	TPICKF						2.4		
Pad to Clock (IK), via transparent Fast Capture Latch, partial delay	TPICKFP						9.0		
Pad to Fast Capture Latch Enable (OK), no delay	TPOCK <u>8</u> /						0.7		
Clock Enable (EC) to Clock (IK)	TECIK <u>8</u> /						0.3		
Hold Times									
All Hold times	<u>8</u> /	See figure 3 applicable		9, 10	0 ,11	01	0		ns
See notes at end of table.									
STANDARD MICROCIRCUIT DRAWING		SIZE A					5962-9	8510	
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000					REVISIO	DN LEVEL SHEET A 1			5

	TABLE I.	Electrical performance cha	racteristics.						
Test	Symbol	3.0≤Vcc≤3.6V A (-55° C≤T _C ≤+125° C for Subgro		3.0≤Vcc≤3.6V A (-55°C≤T _C ≤+125°C for Subgroups		Device Types	Liı	mits	Units
		ceramic packages) (-55° C≤T _J ≤+125° C for plastic packages)			Min	Max			
Propagation Delays									
Pad to I1, 12 via transparent FCL and input latch, no delay <u>14</u> /	TPFLI	See figures 3 and 4 as applicable 4/5/	9, 10, 11	01		3.1	ns		
Pad to I1, 12 via transparent FCL and input latch, partial delay 14/	TPPFLI					9.8			
Clock (IK) to I1, 12 (flip flop)	TIKRI	See figures 3 and 4 as applicable 6/				1.8			
Clock (IK) to I1, 12 (latch enable, active Low)	TIKLI					1.9			
FCL Enable (OK) active edge to I1, 12 (via transparent standard input latch) 14/	TOKLI					3.6			
Minimum GSR Pulse Width	TMRW				19.8				
Delay from GSR input to any Q	TRRI					22.5			
Delay from FCL enable (OK) active edge to IFF clock (IK) active edge 15/	TOKIK				1.7				
Pad to I1, 12	TPID	See figures 3 and 4 as				1.6			
Pad to I1, 12 via transparent latch, no delay	TPLI	applicable <u>4</u> / <u>5</u> /				2.6			
Pad to I1, 12 via transparent input latch, partial delay	TPPLI					9.8	1		
Pad to I1, 12 via transparent input latch, full delay	TPDLI					11.9			


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98510
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		A	16

	TABLE I.	Electrical perf	ormance cha	racteri	stics.				
Test	Symbol	Cond 3.0≤Vc (-55°C≤T _C : ceramic p	c≤3.6V ≤+125° C for		roup A groups	Device Types	L Min	imits	Units
		(-55° C≤T _J ≤ plastic pa	+125° C for				IVIII	IVIax	
Output Flip-Flop, Clock to C	Out (Pin to Pin Output	parametrics G	Guidelines)						
Global Low Skew Clock to Output using OFF <u>16</u> /	TICKOF	See figures applicable		9, 10), 11	01		9.8	ns
Global Early Clock to Output using OFF Values are for BUFGE #s 1, 2, 5 and 6. Add 1.4 ns for BUFGE #s 3, 4, 7 and 8 16/ 18/	TICKEOF							8.1	
For output SLOW option add	TSLOW							3.0	
Output/Output Mux/Clock to	out								
Global Low Skew Clock to Output using OMUX 19/	TPFPF	See figure 3 applicable						10.0	ns
Global Early Clock to Output using OMUX Values are for BUFGE #s 1, 2, 5 and 6. Add 1.4 ns for BUFGE #s 3, 4, 7 and 8 18/ 19/	TPEFPF							8.2	
For output SLOW option add	TSLOW							3.0	
Global Low Skew Clock, Se	t-Up and Hold								
Input Setup Time, using Global Low Skew clock and IFF (full delay) <u>15</u> /	TPSD	See figure 3 applicable		9, 10), 11	01	6.6		ns
Input Hold Time, using Global Low Skew clock and IFF (full delay) 15/	TPHD						0		
Global Buffers Switching Ch	naracteristic Guideline	es							
From pad through Global Low Skew buffer, to any clock K	TGLS	See figure 4 applicable						4.8	ns
From pad through Global Early buffer, to any clock K in same quadrant	TGE							3.1	
See notes at end of table.									
	NDARD CUIT DRAWING		SIZE A					5962-9	8510
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000				ı	REVISIO	ON LEVEL A		SHEET 1	7

- 1/ With up to 64 pins simultaneously sinking 12 mA.
- 2/ With no output current loads, no active input or Longline pull-up resistors, all I/O pins tri-stated and floating.
- 3/ These delays are specified from the decoder input to the decoder output. Fewer than the specified number of pull up resistors can be used, if desired. Using fewer pull ups reduces power consumption but increases delays. Use the static timing analyzer to determine delays if fewer pull ups are used.
- 4/ Parameter is not directly tested. Devices are first 100 percent functionally tested. Benchmark timing patterns are then used to determine the compliance of this parameter. Characterization data is taken at initial device introduction, and after any design or process changes which may affect this parameter.
- 5/ Benchmark patterns are used to determine compliance to this parameter.
- 6/ Parameter is not tested but is guaranteed by design through simulation.
- 7/ Maximum flip-flop toggle rate for export control purposes.
- 8/ Input pad setup times and hold times are specified with respect to the internal clock (IK). To calculate setup time, Subtract clock delay (clock pad to IK) from the specified input pad setup time value, but do not subtract below zero, "Negative" hold time means that the delay in the input data is adequate for the external system hold time to be zero, provided the input clock uses the global signal distribution from pad to IK.
- 9/ Core = TILO + TCKO
- 10/ These delays are specified from the decoder input to the decoder ouput. For pad-to-pad delays, add the input delay (TPID) output delay (TOPF or TOPS).
- 11/ These values include a minimum load of one output, spaced a far as possible from the active pullup(s). Use the static timing analyzer to determine the delay for each destination.
- 12/ Fewer than the specified number of pullup resistors can be used, if desired. Using fewer pullups reduces the power consumption but increases delays. Use the static analyzer to determine delays if fewer pullups are used.
- 13/ These values are for a minimum load with the driver paced as far as possible from the active pull up(s). Fewer than the specified number of pull up resistors can be used, if desired. Using fewer pull ups reduces power consumption but increases delays. Use the static timing analyzer to determine delays if fewer pull ups are used.
- 14/ FCL = Fast Capture Latch
- 15/ IFF = Input Flip-Flop or Latch
- 16/ OFF = Output Flip Flop
- 17/ These are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net. Output timing is measured at ~50% VCC threshold with 35 pF external capacitive load.
- 18/ BUFGE = Global Early Buffers
- 19/ OMUX = Output MUX
- 20/ Setup time is measured with the fastest route and the lightest load. Use the static timing analyzer to determine the setup time under given design conditions. Hold time is measured using the furthest distance and a reference load of one clock pin per two IOBs. Use the static timing analyzer to determine the setup and hold time under given design conditions.
- 21/ Parameters are for BUFGE # 1, 2, 5 and 6. Add 1.4 ns for BUFGE # 3, 4, 7 and 8.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98510
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		A	18

Cases Y and Z



NOTES:

- 1. Dimensions are in inches.

- Packages are shipped flat as depicted
 Lead dimensions call out includes lead finish.

 The leads of this package style shall be protected from mechanical distortion and damage such that dimensions pertaining to relative lead/body "true positions" and lead "coplanarity" are always maintained until the next higher level package attachment process is complete. Package lead protection mechanisms (tie bars) are shown on the drawing for reference only. When microcircuit devices contained in this package style are shipped for use in Government equipment, or shipped directly to the Government as spare parts or mechanical qualification samples, lead "true position" and "coplanarity" protection shall be in place.
- protection shall be in place.

 Case Y represents marking the device on the nonlid side of device, i.e., lid side facing down. When mounted in this position, the pin out is clockwise. Case Z represents marking the device on the lid side of the device i.e., lid side facing up. When mounted in this position, the pin out is counterclockwise.

FIGURE 1. Case outline.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98510
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		A	19


Cases Y and Z - Continued

Inch to metric conversion table for convenience only.

Inches	Metric mm
2.500 2.300 1.920 1.550 .900 .130 .125 .090 .075 .050 .043 .040 .035 .030 .025 .021 .020 .0175 .016 .0125 .009	63.50 58.42 48.77 39.37 22.86 3.30 3.18 2.29 1.91 1.27 1.09 1.02 .89 .76 .64 .53 .51 .44 .41 .32 .23
.008 .005 .004 .002	.20 .13 .10 .05

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98510
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 20



STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98510
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 21

Case U - Continued.

BG352						
Symbol		Millimeters				
	Min.	Nom.	Max.			
Α	1.10	1.40	1.70			
A1	0.50	0.60	0.70			
A2	0.60		1.00			
А3	0.20	0.20				
D/E	35.00 BSC					
D1/E1	31.75 REF					
е	1.27 BSC					
⊘b	0.60	0.75	0.90			
aaa			0.20			
bbb			0.25			
ccc	0.15					
ddd	0.30					
М	26					
REF	JEDE	EC MO-192-BAF	R-2			

Notes:

- 1. All dimensions and tolerances conform to ANSI Y14.5M-1994.
- Symbol "M" is the pin matrix size.
 Conforms to JEDEC MO-192 (Depopulated).

FIGURE 1. <u>Case outline</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98510
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 22

Device type	All	Device type	All	Device type	All
Case outline	Х	Case outline	Х	Case outline	X
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
A3 A5 A7 A9 A11 A13 A15 A17 A19 A21 A23 A25 A27 A29 A31 A33 A35 A37 A39 B2 B4 B6 B8 B10 B12 B14 B16 B18 B20 B22 B24 B26 B28 B30 B32 B34 B36 B32 B34 B36 B38 C1 C3 C5 C7 C9 C11 C13 C15 C17	VCC /O /O /O /O /O /O /O /O /O /O	C19 C21 C23 C25 C27 C29 C31 C33 C35 C37 C39 D2 D4 D6 D8 D10 D12 D14 D16 D18 D20 D22 D24 D26 D28 D30 D32 D34 D36 D38 E1 E3 E5 E7 E9 E11 E13 E15 E17 E19 E21 E23 E25 E27 E29 E31 E33	/O /O /O /O /O /O /O /O /O /O	E35 E37 E39 F4 F6 F10 F12 F14 F16 F18 F20 F22 F24 F26 F30 F32 F36 F37 G37 G37 G37 G37 G37 G37 G39 H4 H36 H38 H34 H36 H38 H34 H36 H37 J37 J37 J39 J37 J39 J37 J39 J39 J39 J39 J39 J39 J39 J39 J39 J39	M0 NC I/O NC GND A17_I/O I/O I/O I/O I/O I/O I/O NC I/O NC I/O I/O I/O I/O NC I/O I/O SUFGS_TL_GCK8_ A15_I/O TCK_I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98510
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 23

Device type	All	Device type	All	Device type	All
Case outline	Х	Case outline	Х	Case outline	Х
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbo
K2 K4 K6 K34 K36 K38 L1 L3 L5 L37 L39 M2 M4 M6 M34 M36 M38 N1 N3 N5 N37 N39 P2 P4 P6 P34 P36 P38 R1 R3 R5 R37 R39 T2 T4 T6 T34 T36 T38 U1 U3 U5 U35 U37	I/O I/O I/O I/O I/O I/O I/O I/O NC NC GND I/O NC NC I/O NC NC I/O	V2 V4 V6 V34 V36 V38 W1 W3 W5 W35 W37 W39 Y2 Y4 Y6 Y34 Y36 Y38 AA1 AA3 AA5 AA35 AA37 AA39 AB2 AB4 AB6 AB34 AB36 AB38 AC1 AC3 AC5 AC35 AC37 AC39 AD2 AD4 AD6 AD34 AD36 AD34 AD36 AD38 AE1 AE3 AE35 AE37	NC A19_I/O I/O I/O I/O I/O I/O VCC A8_I/O NC NC INIT_I/O GND A9_I/O GND A7_I/O GND A6_I/O NC C A5_I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	AF2 AF4 AF6 AF34 AF36 AF38 AG1 AG3 AG5 AG35 AG37 AG39 AH2 AH4 AH6 AH34 AH36 AH38 AJ1 AJ3 AJ35 AJ37 AJ35 AJ37 AJ39 AK2 AK4 AK36 AK34 AK36 AK34 AK36 AK34 AK36 AK38 AL1 AL3 AL3 AL3 AL3 AL3 AL3 AL3 AL3 AL3 AL3	NC S S S S S S S S S

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98510
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 24

Device type	All	Device type	All	Device type	All
Case outline	X	Case outline	Х	Case outline	Х
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
AN1 AN3 AN5 AN7 AN9 AN31 AN33 AN35 AN37 AN39 AP2 AP4 AP6 AP8 AP10 AP12 AP14 AP16 AP18 AP20 AP22 AP24 AP26 AP28 AP30 AP32 AP34 AP36 AR3 AR7 AR9 AR11 AR3 AR5 AR7 AR9 AR11 AR13 AR15 AR17 AR19 AR21 AR23 AR25	NC A3_I/O NC TDO I/O I/O I/O PROG I/O	AR27 AR29 AR31 AR33 AR35 AR37 AR39 AT2 AT4 AT6 AT8 AT10 AT12 AT14 AT16 AT18 AT20 AT22 AT24 AT26 AT28 AT30 AT32 AT34 AT36 AT38 AU1 AU3 AU3 AU1 AU13 AU15 AU17 AU19 AU21 AU23 AU25 AU27 AU29 AU31	/O /O /O /O /O /O /O /O /O /O	AU33 AU35 AU37 AU39 AV2 AV4 AV6 AV8 AV10 AV12 AV14 AV16 AV18 AV20 AV22 AV24 AV26 AV28 AV30 AV32 AV34 AV36 AV38 AW1 AW3 AW5 AW7 AW9 AW11 AW13 AW5 AW7 AW9 AW11 AW13 AW15 AW17 AW19 AW21 AW23 AW25 AW27 AW29 AW31 AW33 AW35 AW37 AW39	/O /O /O /O /O /O /O /O /O /O

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000	SIZE A		5962-98510
		REVISION LEVEL A	SHEET 25

Case outlines Y and Z

Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50	VSS BUFGP_TL_A16_GCK1_I/O A17_I/O I/O I/O TDI_I/O TCK_I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	51 523 554 557 558 560 661 667 669 677 777 777 777 777 777 801 812 813 814 815 817 817 817 817 817 817 817 817 817 817	/O	101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150	I/O

FIGURE 2. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98510
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 26

Case outlines Y and Z Continued.

Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176	I/O VCC I/O I/O_FCLK4 I/O I/O VSS I/O I/O I/O I/O I/O I/O I/O I/O D1_I/O RDY_BUSY_RCLK_I/O I/O I/O D0_DIN_I/O BUFGS_TR_GCK6_DOUT_I/O CCLK VCC TDO VSS A0_/WS_I/O BUFGP_TR_GCK7_A1_I/O I/O	177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202	I/O CSI_A2_I/O A3_I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228	A9_I/O A19_I/O A19_I/O I/O I/O A10_I/O A11_I/O VCC I/O

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98510
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 27

Device type	All	Device type	All	Device type	All
Case outline	U	Case outline	U	Case outline	U
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A20 A21 A22 A23 A24 A25 A26 B1 B2 B3 B10 B11 B12 B13 B14 B15 B16 B17 B18 B19 B20 B21 B22 B23 B24 B25 C1 C2 C3	GND GND I/O I/O GND I/O GND I/O A19_I/O A10_I/O GND GND GND GND GND GND GND GND GND GND	C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17 C18 C19 C20 C21 C22 C23 C24 C25 C26 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 D21 D22 D23 D24 D25 D26 E1 E2 E3	BUFGP_TR_GCK7 _A1_I/O I/O A3_I/O I/O NC I/O NC I/O N5_I/O A5_I/O A9_I/O I/O I/O A13_I/O I/O A13_I/O I/O A13_I/O I/O BUFGS_TL_GCK8 _A15_I/O TDI_I/O TDO I/O TDO I/O CSI_A2_I/O VCC I/O I/O I/O VCC A8_I/O I/O I/O O CSI_A2_I/O VCC A8_I/O I/O I/O I/O I/O O I/O O I/O O I/O O I/O I/	E4 E23 E24 E25 E26 F1 F2 F3 F4 F23 F24 F25 F26 G1 G2 G3 G4 G25 G26 H1 H2 H3 H24 H25 H26 J1 J2 J3 J4 J25 J26 K1 K2 K23 K24 K25 K26 L1 L2 L3 L4 L23 L24 L25 L26	BUFGS_TR_I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000	SIZE A		5962-98510
		REVISION LEVEL A	SHEET 28

Device type	All	Device type	All	Device type	All
Case outline	U	Case outline	U	Case outline	U
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
M1 M2 M3 M4 M23 M24 M25 M26 N1 N2 N3 N24 N25 N26 P1 P2 P3 P24 P25 P26 R1 R2 R24 R25 R26 T1 T2 T3 T4 T25 T26 U1 U2 U3 U24 U25 U26 V1 V2 V2 V2 V2 V2 V2 V2 V2 V2 V2 V2 V2 V2	/O /O /O /O /O /O /O /O /O /O	W1 W2 W3 W4 W23 W4 W25 W26 Y1 Y2 Y3 Y4 Y25 Y26 AA1 AA2 AA2 AA3 AA4 AA23 AA4 AA25 AA26 AB1 AB2 AB3 AB4 AB23 AB4 AB25 AB26 AC1 AC2 AC3 AC4 AC5 AC6 AC7 AC8 AC9 AC10 AC11 AC12 AC13 AC14 AC15 AC16 AC17 AC18 AC19 AC20 AC21 AC22 AC23	GND 1/0 CC 1/0 D 1/0	AC24 AC25 AC26 AD1 AD2 AD3 AD4 AD5 AD7 AD8 AD10 AD11 AD13 AD14 AD15 AD16 AD17 AD18 AD19 AD21 AD23 AD24 AD25 AD26 AE2 AE23 AE24 AE10 AE11 AE15 AE17 AE19 AE21 AE14 AE15 AE17 AE18 AE20 AE21 AE22 AE24 AE26	BUFGS_BL_ /O /O /O /O /O /O /O /O /O /O

FIGURE 2. Terminal connections - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000	SIZE A		5962-98510
		REVISION LEVEL A	SHEET 29

Device type	All	Device type	All	Device type	All
Case outline	U	Case outline	U	Case outline	U
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9	GND GND I/O I/O GND I/O I/O GND I/O	AF10 AF11 AF12 AF13 AF14 AF15 AF16 AF17	VCC I/O I/O GND TNTT_I/O I/O I/O VCC	AF18 AF19 AF20 AF21 AF22 AF23 AF24 AF25 AF26	I/O GND I/O I/O GND I/O I/O GND GND

THE END OF CASE (U) IS ABOVE - THE START OF CASE (T) IS BELOW

Device type	All	Device type	All	Device type	All
Case outline	Т	Case outline	Т	Case outline	Т
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 P17 P18 P19 P20 P21 P22 P23 P24 P25 P26 P27 P28 P29 P30 P31 P32 P33 P34 P35	VSS BUFGP_TL_A16 _GCK1_I/O	P36 P37 P38 P39 P40 P41 P42 P43 P444 P45 P46 P47 P48 P49 P50 P51 P52 P53 P54 P55 P56 P57 P58 P59 P60 P61 P62 P63 P64 P65 P66 P67 P68 P69	/O	P70 P71 P72 P73 P74 P75 P76 P77 P78 P79 P80 P81 P82 P83 P84 P85 P86 P87 P88 P89 P90 P91 P92 P93 P91 P92 P93 P94 P95 P96 P97 P98 P99 P100 P101 P102 P103 P104 P105	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\

FIGURE 2. <u>Terminal connections</u> - Continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98510
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 30

Device type	All	Device type	All	Device type	All
Case outline	Т	Case outline	Т	Case outline	Т
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
P106 P107 P108 P109 P110 P111 P112 P113 P114 P115 P116 P117 P118 P119 P120 P121 P122 P123 P124 P125 P126 P127 P128 P129 P130 P131 P132 P133 P134 P135 P136 P137 P138 P139 P140 P141 P142 P143 P144 P145 P146 P147 P148 P149 P150	VSS I/O	P151 P152 P153 P154 P155 P156 P157 P158 P159 P160 P161 P162 P163 P164 P165 P166 P167 P168 P170 P171 P172 P173 P174 P175 P177 P178 P178 P180 P181 P182 P183 P184 P185 P188 P189 P199 P191 P192 P193 P194	VSS D3_I/O RS_I/O I/O I/O I/O I/O I/O VSS D2_I/O I/O VCC I/O I/O I/O_FCLK4 I/O I/O I/O I/O I/O I/O D1_I/O RDY_BUSY_ RCLK_I/O I/O D0_DIN_I/O BUFGS_TR_ GCK6_DOUT_I/O CCLK VCC TDO VSS A0_WS_I/O BUFGP_TR_ GCK7_A1_I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	P195 P196 P197 P198 P199 P200 P201 P202 P203 P204 P205 P206 P207 P208 P209 P210 P211 P212 P213 P214 P215 P216 P217 P218 P219 P220 P221 P222 P223 P222 P223 P224 P225 P226 P227 P228 P229 P221 P222 P223 P224 P225 P226 P227 P228 P229 P230 P231 P230 P231 P230 P231 P232 P233 P234 P235 P236 P237 P238 P239 P230 P231 P232 P233 P234 P235 P236 P237 P238 P239 P230 P231 P231 P232 P233 P234 P235 P236 P237 P238 P239 P230 P231 P231 P232 P233 P234 P235 P236 P237 P238 P239 P230 P231 P231 P232 P233 P234 P235 P236 P237 P238 P239 P230 P231 P231 P232 P233 P234 P235 P236 P237 P238 P239 P230 P231 P238 P239 P230 P231 P228 P229 P228 P228 P229 P228 P228 P229 P230 P231 P230 P231 P230 P231 P230 P231 P230 P231 P230 P231 P230 P231 P230 P231 P238 P239 P230 P231 P238 P239 P230 P231 P238 P239 P230 P231 P238 P239 P230 P231 P238 P239 P230 P231 P238 P239 P230 P231 P238 P239 P230 P231 P230 P231 P232 P233 P234 P235 P236 P237 P238 P239 P230 P231 P232 P233 P234 P235 P236 P237 P238 P239 P230 P231 P232 P233 P234 P235 P236 P237 P238 P239 P230 P231 P232 P233 P234 P235 P236 P237 P238 P239 P230 P231 P232 P233 P234 P235 P236 P237 P238 P238 P239 P239 P230 P231 P232 P233 P236 P237 P238 P238 P239 P239 P230 P231 P236 P237 P238 P238 P238 P239 P239 P239 P239 P230 P230 P230 P231 P231 P232 P232 P233 P234 P235 P236 P237 P238 P238 P238 P238 P238 P238 P238 P238	I/O VSS I/O I/O I/O I/O I/O VCC A4_I/O A5_I/O GND I/O A20_I/O A20_I/O A7_I/O VSS VCC A8_I/O A9_I/O A19_I/O A10_I/O GND A10_I/O J/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98510
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		A	31


Simplified block diagram of CLB



Note: The CLB storage elements can also be configured as latches. The two latches have common clock (CK) and clock enable (EC) inputs. (RAM and Carry logic functions not shown)


FIGURE 3. Logic block diagrams.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98510
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 32



Simplified block diagram of IOB PASSIVE PULL-UP/ PULL-DOWN SLEW RATE CONTROL OUTPUT MUX OUTPUT BUFFER FLIP-FLOP OUT-PAD CE OUTPUT CLOCK INPUT BUFFER I 1 FLIP-FLOP/ LATCH DELAY DELAY Ι2. Q O D CLOCK ENABLE CE ιþ FAST CAPTURE LATCH INPUT CLOCK FIGURE 3. Logic block diagrams - Continued. SIZE **STANDARD** 5962-98510 Α **MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL** SHEET **COLUMBUS, OHIO 42316-5000**

34






FIGURE 4. Load circuits.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98510
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		A	35

- 4.3 <u>Qualification inspection for device classes N, Q, and V</u>. Qualification inspection for device classes N, Q, and V shall be in accordance with MIL-PRF-38535 and the device manufacturers QM plan. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes N, Q, and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes N, Q, and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes N, Q, and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC Standard EIA/JESD 78 may be used for reference.
- e. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 5 devices with no failures, and all input and output terminals tested.
 - (1) The following shall apply to device class N only. Sample size is five devices with no failures. For C_{IN} and C_{OUT} a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same capacitance values when tested in accordance with table I herein. The device manufacturer shall set a functional group limit for the C_{IN} and C_{OUT} tests. The device manufacturer may then test one device function from a functional group to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and conditions specified in table I herein. The device manufacturer shall submit to DSCC-VA the device functions listed in each functional group and the test results for each device tested.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.2.1 <u>Additional criteria for device class M</u>. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005
 - b. $T_A = +125^{\circ}C$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes N, Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-PRF-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98510
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		A	36

TABLE IIA. Electrical test requirements. 1/2/3/4/5/6/7/

Line no.	Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	(in accordan	Subgroups ce with MIL-PRF-38	535, table III)
		Device class M	Device class N	Device class Q	Device class V
1	Interin electrical parameters (see 4.2)				1, 7, 9
2	Static burn-in I and II (method 1015)	Required	Not Required	Required	Required
3	Same as line 1				1*, 7* Δ
4	Dynamic burn-in (method 1015)	Not Required	Not Required	Not Required	Required
5	Same as line 1				1*, 7* Δ
6	Final electrical parameters	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	2, 8A, 10	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11
7	Group A test parameters	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	2, 8A, 10	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11
8	Group C end-point electrical parameters	2, 3, 7, 8A, 8B	1, 2, 3, 7, 8A, 8B	1, 2, 3, 7, 8A, 8B	1, 2, 3, 7, 8A, 8B, 9, 10, 11 Δ
9	Group D end-point electrical parameters	2, 3, 8A, 8B		2, 3, 8A, 8B	2, 3, 8A, 8B
10	Group E end-point electrical parameters	1, 7, 9		1, 7, 9	1, 7, 9

- 1/ Blank spaces indicate tests are not applicable.
 2/ Any or all subgroups may be combined when using high-speed testers.
 3/ Subgroups 7 and 8 functional tests shall verify the truth table.
 4/ * indicates PDA applies to subgroup 1 and 7.
 5/ ** see 4.4.1e.
 6/ \(\Delta \) indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the provious interim electrical parameters (see line 1) computed with reference to the previous interim electrical parameters (see line 1).
- <u>7</u>/ See 4.4.1d.

TABLE IIB Delta limits at +25

Parameter 1/	Device types
	All
ICCO standby	± 300 µA of specified limit in table I.
IL	± 2 nA of specified limit in table I.

1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98510
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL A	SHEET 37

- 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device classes N, Q, and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.5 <u>Delta measurements for device class V.</u> Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and 9.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes N, Q, and V or MIL-PRF-38535, appendix A for device class M.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331.

 VCC
 SUPPLY VOLTAGE.

 GND
 GROUND

 CCLK
 CONFIGURATION CLOCK

 DONE
 DONE

 PROGRAM
 PROGRAM

 RCLK
 READ CLOCK.

 M0
 MODE 0

 M1
 MODE 1

 M2
 MODE 2

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98510
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		A	38

6.5 Abbreviations, symbols, and definitions - Continued.

----- TEST DATA OUTPUT TDO TDI ----- TEST DATA IN ----- TEST CLOCK TCK ----- TEST MODE SELECT TMS ----- HIGH DURING CONFIGURATION HDC ----- LOW DURING CONFIGURATION LDC RTRIG ----- READ TRIGGER. ----- INIT INIT GCK1-GCK8 - - - - - GLOBALLow-Skew buffer CSO ----- CHIP SELECT, WRITE ----- CHIP SELECT, WRITE CS1 ----- WRITE STROBE WS ----- READ STROBE RS A0-A21 ----- ADDRESS D0-D7 ----- DATA ----- DATA INPUT DOUT ----- DATA OUTPUT I/O ----- INPUT/OUTPUT RDY/BUSY ----- During peripheral parallel mode configuration, this pin indicates

During peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin.

- 6.5.1 <u>Timing limits.</u> The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.
 - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes N, Q, and V</u>. Sources of supply for device classes N, Q, and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.
 - 6.7 Additional operating data.
 - a. Power on delay is 2¹⁴ cycles from the non-master mode. This provides 11 to 33 ms of wait time.
 - b. Power on delay is 2^{16} cycles for the master mode. This provides 43 to 130 ms of wait time.
 - c. Clear is 375 cycles ±25 cycles and may take as long as 250 to 750 µs.
 - d. During normal power up, V_{CC} must rise from 2.0 V to V_{CC} minimum in less than 10 ms. If this does not occur, configuration must be delayed by using RESET.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98510
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		A	39

STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 99-04-09

Approved sources of supply for SMD 5962-98510 are listed below for immediate acquisition only and shall be added to QML-38535 and MIL-HDBK-103 during the next revisions. QML-38535 and MIL-HDBK-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revisions of QML-38535 and MIL-HDBK-103.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9851001QXC	68994	XQ4036XL-3BPG411
5962-9851001QYC	68994	XQ4036XL-3BCB228
5962-9851001QZC	68994	XQ4036XL-3BCB228
5962-9851001NUA	68994	XQ4036XL-3NBG352
5962-9851001NTB	68994	XQ4036XL-3NHQ240

- The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>Caution.</u> Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE
numberVendor name
and address68994Xilinx, Incorporated

2100 Logic Drive San Jose, CA 95124

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.