
								F	REVIS	IONS										
LTR	DESCRIPTION								D	ATE (Y	'R-MO-[DA)		APPF	ROVE)				
														· · · · ·						
REV																				
SHEET	35	36	37	38	39															
REV																				
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	26	28	29	30	31	32	33	34
REV STATUS	3		•	RE\	/															
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PREPARED BY Kenneth Rice					DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216 http://www.dscc.dla.mil											
STANDARD MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE		Т		CKED ff Bow																
			ROVE	D BY	nin			MICI PRC	ROCIF IGRAN	RCUIT MMABI	, MEM LE LO	ORY, GIC A	DIGIT RRAY	AL, CN , MON	MOS, 2 IOLITH	28000 HIC SII	GATE JCON			
						1-06	L DAT	E	SIZE	\		GE CO 726			59	62-	98	509		
AMSC I	N/A			, v	.01014	V L				SHE		1		DF	39					

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents three product assurance class levels consisting of space application (device class V), high reliability (device classes M and Q), and nontraditional performance environment (device class N). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN. For device class N, the user is cautioned to assure that the device is appropriate for the application environment.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 RHA designator. Device classes N, Q, and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit function	Access time
01	XQ4028EX-4	28,000 gate programmable array	4.0 ns

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

<u>Device class</u>	<u>Device requirements documentation</u>					
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A					
N	Certification and qualification to MIL-PRF-38535 with a non-traditional performance environment encapsulated in plastic					
Q or V	Certification and qualification to MIL-PRF-38535					

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835, JEDEC Publication 95, and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
Х	CMGA12-P299	299	Pin grid array package
Ϋ́	See figure 1	228	Quad flat package
Z	See figure 1	228	Quad flat package
U	LBGA-B-352 (JEDEC MO-192-BAF	352 R-2)	Ball grid array with four rows on each side (plastic)
Т	PQFP-G-240 (JEDEC MS-029-GA)	240	Quad flat package with heat sink molded in the package (plastic)

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes N, Q, and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98509
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 2

1.3 Absolute maximum ratings. 1/ 2/ 1.4 Recommended operating conditions. 1.5 Digital logic testing for device classes N, Q and V. Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012) ------ 99.9 percent

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits.
MIL-STD-973 - Configuration Management.

MIL-STD-1835 - Interface Standard For Microcircuit Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's).

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

All voltage values in this drawing are with respect to VSS

- Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- When a thermal resistance for this case is specified in MIL-STD-1835 that value shall supersede the value indicated herein.
- Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98509
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 3

2.2 <u>Non-Government publications</u>. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192-88 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103.)

ELECTRONICS INDUSTRIES ALLIANCE (EIA)

JEDEC Standard No. 17

A Standardized Test Procedure for the Characterization of Latch-up in CMOS Integrated Circuits.

JEDEC Publication 95

Registered and Standard Outlines for Semiconductor Devices

(Applications for copies should be addressed to the Electronics Industries Alliance, 2500 Wilson Blvd., Arlington, VA 22201.

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes N, Q, and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes N, Q, and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Logic block diagram. The logic block diagram shall be as specified on figure 3.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes N, Q, and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98509
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 4

- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes N, Q, and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes N, Q, and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes N, Q, and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes N, Q, and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-PRF-38535, appendix A).

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device classes N, Q, and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes N, Q, and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Delete the sequence specified as initial (preburn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
- b. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class M, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- c. Interim and final electrical parameters shall be as specified in table IIA herein.

4.2.2 Additional criteria for device classes N, Q, and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-PRF-38535.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98509
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 5

		T	ABLE I. <u>Electrical performance</u>	characteristics.				
Test		Symbol	4.5 V#Vcc#5.5 V (-55EC#T _C #+125EC for		Device Types	Lir	nits	Units
			ceramic packages) (-55EC#T _J #+125EC for plastic packages)			Min	Max	
High-level output v	/oltage	VOH	IOH = -4 mA, VCC=min (LVTTL)	1, 2, 3	01	2.4		V
High-level output (CMOS)	voltage		IOH = -1.0 mA, VCC= min (LVCMOS)	1, 2, 3	01	V _{CC} -		V
Low-level output voltage (TTL)		VOL	IOL = 12 mA, VCC=min (LVTTL) <u>1</u> /	1, 2, 3	01		0.4	V
Low-level output voltage (CMOS)			IOL = 12 mA, VCC=min (LVCMOS)	1, 2, 3	01		0.4	V
Data Retention Supply Voltage (below which configuration data may be lost)		VDR	(Read back mode only)	1, 2, 3	01	3.0		V
Quiescent FPGA Supply current <u>2</u> /		ICCO		1, 2, 3	01		50	mA
Input or output lea	ıkage	IL		1, 2, 3	01	-10	+10	FA
Input capacitance	U and T packages	C _{IN} , COUT	See 4.4.1e, f = 1.0 Mhz, V _{OUT} = 0 V	4	01		10	pf
(sample tested)	X, Y, Z packages						16	pf
Pad pull-up (when selected)		IRPU	VIN = 0V (sample tested)	1, 2, 3	01	0.02	0.25	mA
Pad pull-down (when selected)		IRPD	VIN = 5.5 V (sample tested)	1, 2, 3	01	0.02	0.25	mA
Horizontal Longlin (when selected) @		IRLL		1, 2, 3	01	0.3	2.0	mA
Functional test		FT	See 4.4.1c	7, 8A, 8B	01			

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98509
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 6

Test	Symbol	Conditions 4.5 V#Vcc#5.5 V (-55EC#T _C #+125EC for	Group A Subgroups	Device Types	L	imits	Units
		ceramic packages) (-55EC#T _J #+125EC for plastic packages)	Cuby. cups		Min	Max	
CLB Switching Characteristic C	Guidelines						
Combinatorial Delays							
F/G inputs to X/Y outputs	TILO	See figures 3 and 4 as applicable	9, 10, 11	01		2.2	ns
F/G inputs via H' to X/Y outputs	TIHO	4/ <u>5</u> /				3.8	
F/G inputs via transparent latch to Q outputs	TITO	See figures 3 and 4 as applicable 6/				3.2	
C inputs via SR/HO via H to X/Y outputs	THH0O	See figures 3 and 4 as applicable 4/5/				3.6	
C inputs via HI via H to X/Y outputs	THH10					3.0	
C inputs via DIN/H2 via H to X/Y outputs	THH2O					3.6	
C inputs via EC, DIN/H2 to YQ, XQ output (bypass)	TCBYP					2.0	
CLB Fast Carry Logic							
Operand inputs (F1, F2, G1, G4) to COUT	TOPCY	See figure 3 as applicable 6/	9, 10, 11	01		2.5	ns
Add/Subtract input (F3) to COUT	TASCY	See figure 3 as applicable 6/				4.1	
Initialization inputs (F1,F3) to COUT	TINCY	See figure 3 as applicable 4/5/				1.9	
CIN through function generators to X/Y outputs	TSUM	See figure 3 as applicable <u>4</u> / <u>5</u> /				3.0	
CIN to COUT, bypass function generators	TBYP	See figure 3 as applicable 6/				0.6	
Sequential Delays	_						
Clock K to Flip-Flop outputs Q	TCKO	See figures 3 and 4 as applicable 4/5/	9, 10, 11	01		2.2	ns
Clock K to Latch outputs Q	TCKLO	See figure 3 6/				2.2	7

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98509
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 7

	TABL	E I. Electrical performand	e characteristics.				
Test	Symbol	Conditions 4.5 V#Vcc#5.5 V (-55EC#T _C #+125EC f	Group A or Subgroups	Device Types	Limits		Units
		ceramic packages) (-55EC#T _J #+125EC for plastic packages)			Min	Max	
Setup Time before Clock K							
F/G inputs	TICK	See figure 3 6/	9, 10, 11	01	1.3		ns
F/G inputs via H'	TIHCK				3.0		ns
C inputs via H0 through H'	THH0CK				2.8		ns
C inputs via H1 through H'	THH1CK	_			2.2		ns
C inputs via H2 through H'	THH2CK				2.8		ns
C inputs Via DIN	TDICK				1.2		ns
C inputs via EC	TECCK				1.2		ns
C inputs via S/R, going Low (inactive)	TRCK				0.8		ns
CIN input via F'/G'	TCCK				2.2		ns
CIN input via F'/G' and H'	TCHCK				3.9		ns
Hold Time after Clock K							
F/G inputs	TCKI	See figure 3 6/	9, 10, 11	01	0		ns
F/G inputs via H'	TCKIH				0		ns
C inputs via SR/HO through H'	TCKHH0				0		ns
C inputs via H1 through H'	TCKHH1				0		ns
C inputs via DIN/H2 through H'	TCKHH2				0		ns
C inputs via DIN/H2	TCKDI				0		ns
C inputs via EC	TCKEC				0		ns
C inputs via SR, going Low (inactive)	TCKR				0		ns
Clock							
Clock High time	TCH	See figure 3 6/	9, 10, 11	01	3.5		ns
Clock Low time	TCL				3.5		ns

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS. OHIO 42316-5000	SIZE A		5962-98509
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 8

	TAB	LE I. Electrical performance c	naracteristics.	1	1			
Test	Symbol	Conditions 4.5 V#Vcc#5.5 V (-55EC#T _C #+125EC for	Group A Subgroups	Device Types		imits	Units	
		ceramic packages) (-55EC#T _J #+125EC for plastic packages)			Min	Max		
Set/Reset Direct (The following	g table must be	used to adjust output paramet	ers and output	switching	characte	ristics.)		
Width (High)	TRPW	See figure 3 6/	9, 10, 11	01	3.5		ns	
Delay from C inputs via S/R, going High to Q	TRIO					4.5	ns	
Global Set/Reset								
Minimum GSR Pulse Width	TMRW	See figure 3 6/	9, 10, 11	01	13		ns	
Delay from GSR input to any Q <u>7</u> /	TMRQ					22.8	ns	
Delay from GSR input to any Pad 8/	TRPO					30.2	ns	
Toggle Frequency (MHz)	FTOG					143	MHz	
Propogation Delays (IOB Outp	ut Switching Cl	naracteristic Guidelines)						
Clock (OK) to Pad	TOKPOF	See figure 3 <u>6</u> / <u>8</u> /	9, 10, 11	01		7.4	ns	
Output (O) to Pad	TOPF					6.2		
3 state to Pad hi-Z (slew-rate independent)	TTSHZ					4.9		
3-state to Pad active and valid	TTSONF					6.2		
Output (O) to Pad via Fast Output MUX	TOFPF					6.7		
Setup and Hold Times								
Output (O) to clock (OK) setup time	тоок	See figure 3 <u>6</u> / <u>8</u> /	9, 10, 11	01	0.6			
Output (O) to clock (OK) hold time	токо				0			
Clock Enable (EC) to clock (OK) setup	TECOK				0			
Clock Enable (EC) to clock (OK) hold	TOKEC				0			

SIZE STANDARD 5962-98509 Α MICROCIRCUIT DRAWING **DEFENSE SUPPLY CENTER COLUMBUS** REVISION LEVEL SHEET **COLUMBUS, OHIO 42316-5000** 9

Test	Symbol	Conditions 4.5 V#Vcc#5.5 V (-55EC#T _C #+125EC for	Group A Subgroups	Device Types	L	imits	Units
		ceramic packages) (-55EC#T _J #+125EC for plastic packages)	Casg. Caps		Min	Max	
Output Level and Slew Rate A	djustment						
For TTL output FAST add	TTTLOF		9, 10 11	01		0	ns
For TTL output SLOW add	TTTLO					2.9	
For CMOS FASToutput add	TCMOSOF	-				1.0	
For CMOS SLOW output add	TCMOSO					3.6	
BENCHMARK PATTERNS (1)	00% Tested) Co	onditions					
Core + TILO+TIHO	TILHO1	See figure 4 as applicable	9, 10, 11	01		68.4	ns
Core + TILO+TIHO	TILHO2	<u>4</u> / <u>5</u> / <u>10</u> /				69]
Core + TILO+TIHO	TILHO3					68.4	
Core + TILO+TIHO	TILHO4					69.0	
Core + TILO+TIHO	TILHO5					66.6	
Core + THH0O +THECQO	THH0O					103.1	
Core + THH10 + THH2QO	THH10					103.4	
Core + THH20 + THELQO	THH20					102.4	
Core + TINCY + TSUM	CRY1					71.1	
Local Line Patterns							
Core + Local Line 1	LOCAL 1	See figure 4 as applicable	9, 10, 11	01		143.1	ns
Core + Local Line 2	LOCAL 2	<u>4</u> / <u>5</u> / <u>10</u> /				157.7	
Core + Local Line 3	LOCAL 3					151	
Core + Local Line 4	LOCAL 4					161.6	
Core + Local Line 5	LOCAL 5					178.7	
Core + Local Line 6	LOCAL 6					153.9	
Core + Local Line 7	LOCAL 7					166.5	
Core + Local Line 8	LOCAL 8					139.5	
Core + Local Double Line 1	DBL 1					108.8	_
Core + Local Double Line 2	DBL 2					107.5	
Core + Horizontal Quad A	QHA					101.9	
Core + Horizontal Quad B	QHB					99.4	
Core + Horizontal Quad C	QHC					95.6	
Core + Verticle Quad A	QVA					90.2	
Core + Verticle Quad B	QVB					122.6	
Core + Verticle Quad C	QVC					83.5	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98509
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 10

Test	Symbol	E I. Electrical performance ch Conditions	Group	Device	L	imits	Units
		4.5 V#Vcc#5.5 V (-55EC#T _C #+125EC for ceramic packages) (-55EC#T _J #+125EC for plastic packages)	A Subgroups	Types	Min	Max	_
Long-Line patterns							
Core + Horizontal Long Line 1	HLL1	See figure 4 as applicable	9, 10, 11	01		147.8	ns
Core + Horizontal Long Line 2	HLL2	<u>4</u> / <u>5</u> / <u>10</u> /				235.4	
Core + Horizontal Long Line 3	HLL3					384.6	
Core + Horizontal Long Line 4	HLL4					369.8	
Core + Horizontal Long Line 5	HLL5					300.2	
Core + Horizontal Long Line 6	HLL6					226.5	
Core + Vertical Long Line 1	VLL1					113.2	
Core + Vertical Long Line 2	VLL2					114.1	- - -
Core + Vertical Long Line 3	VLL3					122.1	
Core + Vertical Long Line 4	VLL4					106.4	
Core + Vertical Long Line 5	VLL5					117.1	
Core + Vertical Long Line 6	VLL6					115.2	
Core + Vertical Long Line 7	VLL7					116.6	
Core + Vertical Long Line 8	VLL8					111.4	
Core + Vertical Long Line 9	VLL9					108.6	
Core + Vertical Long Line 10	VLL10					109.2	
Core + Horizontal Long Line 3 (Loaded)	HLL3_L					380.9	
Core + Vertical Long Line 7 (Loaded)	VLL7_L	See figure 4 as applicable 4/ 5/ 10/				116.6	
Core + Vertical Long Line 9 (Loaded)	VLL9_L					106.9	
Core + Vertical Long Line 10 (Loaded)	VLL10_L					109.2	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98509
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 11

TABLE I. <u>Electrical performance characteristics</u> .										
Test	Symbol	Condition 4.5 V#Vcc#; (-55EC#T _C #+1 ceramic pack	ns 5.5 V 25EC for	Gr	oup A Iroups	Device Types	Lir Min	nits Max	Units	
		(-55EC#T _J #+1) plastic packa	25EC for				IVIIN	Max		
Clock Patterns										
Global Low Skew Clock	GLS	See figure 4 as a	pplicable	9, 10,	, 11	01		97.6	ns	
KB Clock Line	KB_K	<u>4</u> / <u>5</u> /						111.8		
Edge Line Patterns										
Core + Edge Long Line	EDGELL	See figure 4 as a		9, 10,	, 11	01		248.0	ns	
Octal 1	OCTAL 1	4/ <u>5</u> / and <u>(10</u> / v applicable)	where					269.9		
Core + Top Edge Double Line	T_EDBL							110.1		
Core + Left Edge Double Line	L_EDBL						112.6			
Core + Bottom Edge Double Line	B_EDBL						135.8			
Core +Right Edge Double Line	R_EDBL							115.9		
Top Left Half Wide Decoder	TL_HWD2							127.5		
Top Right Half Wide Decoder	TR_HWD2							123.1		
Full Wide Decoder	R_WD2							171.6		
Buffer Patterns										
Full Length Tbuf at HLL3	F_TBUF3	Coo figure 4 oo o		9, 10, 11		01		114	ne	
Full Length Tbuf at HLL4	F_TBUF4	See figure 4 as a <u>4</u> / <u>5</u> /	pplicable	9, 10,	, 11	01		114.8	ns	
Left Half Length Tbuf at HLL3 with 4 Pullup	L_TBUF3_4							97.4		
Left Half Length Tbuf at HLL4 with 4 Pullup	L_TBUF4_4							97		
Left Half Length Tbuf at HLL3 with 1 Pullup	L_TBUF3_1							79.7		
Left Half Length Tbuf at HLL4 with 1 Pullup	L_TBUF4_1							80.8		
Right Half Length Tbuf at HLL3 with 4 Pullup	R_TBUF3_4							97.3		
See notes at end of table.										
STANDARD MICROCIRCUIT DRAWING			SIZE A					5962-9	8509	
DEFENSE SUPPLY	-				REVIS	SION LEVE	L	SHEET 12	2	

	TABLE I	. Electrical performance chara	acteristics.				
Test	Symbol	Conditions 4.5 V#Vcc#5.5 V (-55EC#T _C #+125EC for	Group A Subgroups	Device Types	Lir	nits	Units
		ceramic packages) (-55EC#T _J #+125EC for plastic packages)			Min	Max	
Right Half Length Tbuf at HLL4 with 4 Pullup	R_TBUF4_4	See figure 4 as applicable 4/5/	9, 10, 11	01		96.8	ns
Right Half Length Tbuf at HLL3 with 1 Pullup	R_TBUF3_1					82.1	
Right Half Length Tbuf at HLL4 with 1 Pullup	R_TBUF4_1					83.6	
Clock/Setup/Hold Patterns							
GLS Clock Setup	GLSTSU	See figure 4 as applicable	9, 10, 11	01	8.0		ns
GE Clock Setup	GETSU	<u>4</u> / <u>5</u> /			8.1		
GLS Clock Hold	GLSHOLD	7			0		
GE Clock Hold	GEHOLD	7			0		
OFF Clock To Out (rise)	TCKRISE	See figure 4 as applicable	9, 10, 11	01		17.7	ns
OFF Clock To Out (fall)	TCKFALL	<u>4</u> / <u>5</u> /				18	
IOB Patterns (CMOS)							
TPPLI To TOPS	TPPLI_TOPS	See figure 4 as applicable	9, 10, 11	01		25.2	ns
TPLI To Out Thru EC	TPLI_TECI	4/ <u>5</u> / and (<u>11</u> / where applicable)				13.6	
TPPLI To Out Thru EC	TPPLI_TEC					24.5	
TPDLI To TOPF	TPDLI_TOPF	1				27	
TPFLI to TOPF	TPFLI_TOPF	1				24.6	
TPID To Out Thru MUX	TPID_TMUXO	1				12.1	
TPPFLI To TOPF	TPPFLI_TOPF	1				12.6	
TPID To TOPF	TPID_TOPF	7				28.4	
IOB Patterns (TTL)							
TPPLI TO TOPS	TPPLI_TOPS	See figure 4 as applicable	9, 10, 11	01		23.9	ns
TPLI TO OUT THRU EC	TPLI_TECI	<u>4</u> / <u>5</u> / and (<u>11</u> / where applicable)				12.3	
TPPLI TO OUT THRU EC	TPPLI_TEC					23.2	
TPDLI TO TOPF	TPDLI_TOPF					25.7	
TPFLI TO TOPF	TPFLI_TOPF	1				23.3	1
TPID TO OUT THRU MUX	TPID_TMUXO					10.8	
TPPFLI TO TOPF	TPPFLI_TOPF					11.3	
TPID TO TOPF	TPID_TOPF	7				27	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98509
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 13

TABLE I. <u>Electrical performance characteristics</u> .										
Test	Symbol	Cond 4.5 V#Vc (-55EC#T _C # ceramic p (-55EC#T _{.1} #	itions cc#5.5 V #+125EC for ackages)	Gro A Subg	oup A	Device Types	Li Min	mits Max	Units	
		plastic pa	ackages)							
TBUF driving half a Horizont	al Longline (Horizontal	Longline Swit	ching Charact	eristics	Guideli	nes)	1	_		
I going High or Low to half of a Horizontal Longline going High or Low, while T is Low. Buffer is constantly active.	T HI01	See figure 4 applicable		9, 10,	11	01		6.3	ns	
T going Low to half of a Horizontal Longline going from resistive pull-up or floating High to active Low. TBUF configured as open- drain or active buffer with I = Low	T HON							7.2		
TBUF driving a Horizontal Lo	ongline									
I going High or Low to Horizontal Longline going High or Low, while T is Low. Buffer is constantly active.	Т 101	See figure 4 applicable 4		9, 10,	11	01		13.7	ns	
T going Low to Horizontal Longline going from resistive pull-up or floating High to active Low. TBUF configured as open-drain or active buffer with I = Low.	TON							14.7		
Setup Times (IOB Input Swit	ching Characteristic G	uidelines)								
Pad to Clock (IK), no delay	TPICK	See figure 3		9, 10, 11		01	2.5		ns	
Pad to Clock (IK), partial delay	TPICKP	applicable <u>6</u>	6/ <u>13</u> / <u>14</u> /				10.8			
Pad to Clock (IK), full delay	TPICKD						15.7			
Pad to Clock (IK), via transparent Fast Capture Latch, no delay	TPICKF						3.9			
Pad to Clock (IK), via transparent Fast Capture Latch, partial delay	TPICKFP						12.3			
See notes at end of table.										
	STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000							5962-9	8509	
DEFENSE SUPPLY				R	EVISIC	N LEVEL	,	SHEET 1 4	ļ	

	TABLE I.	Electrical perf	ormance char	acteristics.				
Test	Symbol	Condi 4.5 V#Vo (-55EC#T _C #	cc#5.5 V #+125EC for	Group A Subgroups	Device Types	Liı	mits	Units
		ceramič p (-55EC#T _J # plastic pa	ackages) ±+125EC for ackages)			Min	Max	
Pad to Fast Capture Latch Enable (OK), no delay	TPOCK	See figure 3 applicable 6		9, 10, 11	01	0.8		ns
Pad to Fast Capture Latch Enable (OK), partial delay	TPOCKP					9.1		
Set-up times (TTL and CMO	S)							
Clock Enable (EC) to Clock (IK)	TECIK	See figure 3 applicable 6	as <u>6/ 13</u> / <u>14</u> /	9, 10, 11	01	0.3		ns
Hold Times								
Pad to Clock (IK), no delay partial delay full delay	TIKPI TIKPIP TIKPID	See figure 3 applicable <u>6</u>		9, 10 ,11	01	0 0 0		ns
Pad to Clock (IK) via transparent Fast Capture Latch, no delay partial delay full delay	TIKFPI TIKFPIP TIKFPID					0 0 0		
Clock Enable (EC) to Clock (IK), no delay partial delay full delay	TIKEC TIKECP TIKECD					0 0 0		
Pad to Fast Capture Latch Enable (OK), no delay partial delay	TOKPI TOKPIP					0		
Propagation Delays								
Pad to I1, 12 via transparent FCL and input latch, no delay <u>15</u> /	TPFLI	See figures 3 applicable 4		9, 10, 11	1		5.3	ns
Pad to I1, 12 via transparent FCL and input latch, partial delay <u>15</u> /	TPPFLI						13.6	
Clock (IK) to I1, 12 (flip flop)	TIKRI	See figures 3 applicable 6					3.0	
Clock (IK) to I1, 12 (latch enable, active Low)	TIKLI						3.2	
See notes at end of table.								
	STANDARD MICROCIRCUIT DRAWING		SIZE A				5962-9	8509
	MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000			REVISION	ON LEVEL	;	SHEET 1	5

	TABLE I.	Electrical performance char	racteristics.				
Test	Symbol	Conditions 4.5 V#Vcc#5.5 V (-55EC#T _C #+125EC for	Group A Subgroups	Device Types			Units
		ceramic packages) (-55EC#T _J #+125EC for plastic packages)			Min	Max	
FCL Enable (OK) active edge to I1, 12 (via transparent standard input latch) 15/	TOKLI	See figures 3 and 4 as applicable 6/ 13/ 14/				6.2	
Minimum GSR Pulse Width	TMRW				13.0		
Delay from GSR input to any Q	TRRI					22.8	
Delay from FCL enable (OK) active edge to IFF clock (IK) active edge 16/	TOKIK				3.2		
Pad to I1, 12	TPID	See figures 3 and 4 as				2.2	
Pad to I1, 12 via transparent input latch, no delay	TPLI	applicable <u>4</u> / <u>5</u> / <u>13</u> / <u>14</u> /				3.8	
Pad to I1, 12 via transparent input latch, partial delay	TPPLI					13.3	
Pad to I1, 12 via transparent input latch, full delay	TPDLI					18.2	
Output Flip-Flop, Clock to O	ut (Pin to Pin Output p	arametrics Guidelines)					
Global Low Skew Clock to TTL Output (fast) using OFF 17/	TICKOF	See figures 3 and 4 as applicable 4/ 5/ 8/ 18/ 19/	9, 10, 11	01		16.6	ns
Global Early Clock to TTL Output (fast) using OFF 17/ 20/	TICKEOF					13.1	
Output/Output Mux/Clock to out						_	
Global Low Skew Clock to TTL Output (fast) using OMUX 21/	TPFPF	See figure 3 as applicable <u>6</u> / <u>8</u> / <u>18</u> / <u>19</u> /	9, 10, 11	01		15.9	ns
Global Early Clock to TTL Output (fast) using OMUX 20/ 21/	TPEFPF					12.4	


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98509
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 16

	TABLE I.	Electrical perf	ormance char	racteri	stics.				
Test	Symbol	Conditions 4.5 V#Vcc#5.5 V (-55EC#T _C #+125EC for ceramic packages) (-55EC#T _J #+125EC for plastic packages)			roup A groups	Device Types	Li Min	Max	Units
		plastic pa	ickages)						
Global Low Skew Clock, Set	-Up and Hold (Pin to p	oin input param	eters guidelin	nes)					
Input Setup Time, using Global Low Skew clock and IFF (full delay) <u>16</u> /	TPSD	See figure 3 applicable 6		9, 10), 11	01	8.0		ns
Input Hold Time, using Global Low Skew clock and IFF (full delay) <u>16</u> /	TPHD						0		
Global Early Clock, Set-Up a	and Hold for IFF								
Input set-up time, using global early clock and IFF (partial delay) 16/	TPSEP	See figure 3 as applicable 6/ 14/ 19/ 20/ 22/		9, 10), 11	01	6.5		ns
Input hold time, using global early clock and IFF (partial delay) 16/	TPHEP						0		
Global Early Clock, Set-Up a	and Hold for FCL								
Input set-up time, using global early clock and FCL (partial delay) 15/	TPFSEP	See figure 3 applicable 6 23/		9, 10), 11	01	3.4		ns
Input hold time, using global early clock and FCL (partial delay) 15/	TPFHEP						0		
Input Threshold Adjustments	(The following table r	nust be used to	o adjust outpu	ut para	meters a	nd output	switchin	g characte	eristics.)
For TTL input add	TTTLI			9, 10), 11	01	0		ns
For CMOS input add	TCMOSI						0.3		
Global Buffers Switching Cha	aracteristic Guidelines								
From pad through Global Low Skew buffer, to any clock K	TGLS	See figure 4 applicable 4		9, 10	9, 10, 11	01		9.2	ns
From pad through Global Early buffer, to any clock K in same quadrant	TGE							5.7	
See notes at end of table.									
MICROCIR	ANDARD CUIT DRAWING		SIZE A					5962-9	98509
	CENTER COLUMB OHIO 42316-5000	US			REVISIO	N LEVEL		SHEET 1	7

- 1/ With up to 64 pins simultaneously sinking 12 mA.
- 2/ With no output current loads, no active input or Longline pull-up resistors, all package pins at VCC or GND.
- 3/ These delays are specified from the decoder input to the decoder output. Fewer than the specified number of pull up resistors can be used, if desired. Using fewer pull ups reduces power consumption but increases delays. Use the static timing analyzer to determine delays if fewer pull ups are used.
- 4/ Parameter is not directly tested. Devices are first 100 percent functionally tested. Benchmark timing patterns are then used to determine the compliance of this parameter. Characterization data is taken at initial device introduction, and after any design or process changes which may affect this parameter.
- 5/ Benchmark patterns are used to determine compliance to this parameter.
- 6/ Parameter is not tested but is guaranteed by design through simulation.
- 7/ For values per device, see Globals Set/Reset entries.
- 8/ Output timing is measured at TTL threshold, with 35 pF external capacitive loads. For CMOS output levels, see the "Output Level and Slew Rate Adjustments".
- 9/ Maximum flip-flop toggle rate for export control purposes.
- 10/ Core = TILO + TCKO
- 11/ These delays are specified from the decoder input to the decoder outure. For pad-to-pad delays, add the input delay (TPID) output delay (TOPF or TOPS).
- 12/ These values include a minimum load of one output, spaced a far as possible from the active pullup(s). Use the static timing analyzer to determine the delay for each destination.
- 13/ For setup and hold time with respect to the clock input pin, see the Global Low Skew clock and Global Early clock setup and hold tables.
- 14/ For CMOS input levels, see the "Input threshold Adjustments".
- 15/ FCL = Fast Capture Latch
- 16/ IFF = Input Flip-Flop or Latch
- 17/ OFF = Output Flip Flop
- 18/ These are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net. Output timing is measured at ~50% VCC threshold with 35 pF external capacitive load.
- 19/ Setup time is measured with the fastest route and the lightest load. Use the static timing analyzer to determine the setup time under given design conditions. Hold time is measured using the furthest distance and a reference load of one clock pin per two IOBs. Use the static timing analyzer to determine the setup and hold time under given design conditions.
- 20/ BUFGE = Global Early Buffers
- 21/ OMUX = Output MUX
- 22/ Parameters are for BUFGE #s 3, 4, 7 and 8. Add 1.6 ns for BUFGE #s 1, 2, 5 and 6.
- 23/ Setup parameters are for BUFGE #s 3, 4, 7, and 8. Add 1.2 ns for BUFGE #s 1, 2, 5, and 6.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000	SIZE A		5962-98509
		REVISION LEVEL	SHEET 18

Cases Y and Z



NOTES:

- 1. Dimensions are in inches.
- Packages are shipped flat as depicted Lead dimensions call out includes lead finish.
- The leads of this package style shall be protected from mechanical distortion and damage such that dimensions pertaining to relative lead/body "true positions" and lead "coplanarity" are always maintained until the next higher level package attachment process is complete. Package lead protection mechanisms (tie bars) are shown on the drawing for reference only. When microcircuit devices contained in this package style are shipped for use in Government equipment, or shipped directly to the Government as spare parts or mechanical qualification samples, lead "true position" and "coplanarity" protection shall be in
- place.
 Case Y represents marking the device on the nonlid side of device, i.e., lid side facing down. When mounted in this position, the pin out is clockwise. Case Z represents marking the device on the lid side of the device i.e., lid side facing up. When mounted in this position, the pin out is counterclockwise.

FIGURE 1. Case outline.

SIZE **STANDARD** 5962-98509 Α MICROCIRCUIT DRAWING **DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL** SHEET **COLUMBUS, OHIO 42316-5000** 19


Cases Y and Z - Continued

Inch to metric conversion table for convenience only.

Inches	Metric mm
2.500 2.300 1.920 1.550 .900 .130 .125 .090 .075 .050 .043 .040 .035 .030 .025 .021 .020 .0175 .016 .0125 .009	63.50 58.42 48.77 39.37 22.86 3.30 3.18 2.29 1.91 1.27 1.09 1.02 .89 .76 .64 .53 .51 .44
.008 .005 .004 .002	.20 .13 .10 .05

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98509
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 20



Case U - Continued.

BG352				
Symbol		Millimeters		
	Min.	Min. Nom.		
А	1.10	1.40	1.70	
A1	0.50	0.60	0.70	
A2	0.60		1.00	
А3	0.20			
D/E	35.00 BSC			
D1/E1	31.75 REF			
е	1.27 BSC			
i b	0.60	0.75	0.90	
aaa			0.20	
bbb			0.25	
ccc			0.15	
ddd	0.30			
М	26			
REF	JEDE	C MO-192-BAF	R-2	

- Notes:
 1. All dimensions and tolerances conform to ANSI Y14.5M-1994.
 2. Symbol "M" is the pin matrix size.
 3. Conforms to JEDEC MO-192 (Depopulated).

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98509
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 22

Device type	All	Device type	All	Device type	All
Case outline	Х	Case outline	Х	Case outline	X
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 B2 B3 B4 B5 B6 B7 B8 B10 B11 B13 B14 B15 B17 B18 B19 B17 B18 B19 B19 CC CC CC CC CC CC CC CC CC CC CC CC CC	VCC I/O I/O GND VCC I/O I/O I/O GND VCC I/O I/O GND VCC I/O I/O GND M1 GND A17_I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	C10 C11 C12 C13 C14 C15 C16 C17 C18 C19 C20 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 E1 E2 E3 E4 E5 E6 E7 E8 E9 E10 E11 E12 E13 E14 E15 E16	/O /O /O /O /O /O /O /O /O /O	E17 E18 E19 E19 E17 E19 E17 E19 E17 E19 E17 E19 E17 E19 E17 E19 E17 E19 E17 E19 E17 E19 E17 E19 E17 E19 E19 E19 E19 E19 E19 E19 E19 E19 E19	I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O

FIGURE 2. Terminal connections.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 42316-5000

SIZE A		5962-98509
	REVISION LEVEL	SHEET 23

Device type	All	Device type	All	Device type	All
Case outline	X	Case outline	X	Case outline	Х
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
K16 K17 K18 K19 K20 L1 L2 L3 L4 L5 L16 L17 L18 L19 L20 M1 M2 M3 M4 M5 M16 M17 M18 M19 M20 N1 N2 N3 N4 N5 N16 N17 N18 N19 N20 P1 P2 P3 P4	I/O	P5 P16 P17 P18 P19 P20 R1 R2 R3 R4 R5 R16 R17 R18 R19 R20 T1 T2 T3 T4 T5 T6 T7 T18 T19 T10 U1 U2 U3	/O /O /O /O /O /O /O /O /O /O	U4 U5 U6 U7 U8 U9 U10 U11 U12 U13 U14 U15 U16 U17 U18 U19 U20 V1 V2 V3 V4 V5 V6 V7 V8 V9 V10 V11 V12 V13 V14 V15 V16 V17 V18 V19 V20	TDO I/O D1_I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98509
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 24

Device type	All	Device type	All
Case outline	Х	Case outline	Х
Terminal number	Terminal symbol	Terminal number	Terminal symbol
W1 W2 W3 W4 W5 W6 W7 W8 W9 W10 W11 W12 W13 W14 W15 W16 W17 W18	VCC A0_\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	X1 X2 X3 X4 X5 X6 X7 X8 X9 X10 X11 X12 X13 X14 X15 X16 X17 X18 X19 X20	BUFGS_TR_ GCK6_DOUT_I/O GND I/O VCC GND I/O I/O VCC GND I/O VCC GND I/O I/O VCC GND I/O VCC BUFGS_BR_ GCK4 I/O

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98509
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 25

\sim	outlines	v	224	7
Case	Ounnes	Y	and	_

Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 38 39 40 40 40 40 40 40 40 40 40 40 40 40 40	VSS BUFGP_TL_A16_GCK1_I/O A17_I/O I/O I/O TDL_I/O TCK_I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	51 52 53 55 56 57 58 59 61 62 63 64 65 66 67 77 77 77 77 80 81 82 83 84 85 87 88 99 91 99 99 99 99 99 99 99 99 99 99 99	I/O I/O I/O I/O BUFGS_BL_GCK2_I/O M1 VSS M0 VCC M2 BUFGP_BL_GCK3_I/O HDC_I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150	I/O

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000	SIZE A		5962-98509
		REVISION LEVEL	SHEET 26

Case outlines Y and Z Continued.

Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176	I/O VCC I/O I/O_FCLK4 I/O I/O VSS I/O I/O I/O I/O I/O I/O I/O D1_I/O RDY_BUSY_BUSY_BUSY_I/O I/O D0_DIN_I/O BUFGS_TR_GCK6_DOUT_I/O CCLK VCC TDO VSS A0_WS_I/O BUFGP_TR_GCK7_A1_I/O I/O	177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202	I/O CSI_A2_I/O A3_I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228	A9_I/O A19_I/O A19_I/O A18_I/O I/O I/O A10_I/O A11_I/O VCC I/O

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98509
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 27

Device type	All	Device type	All	Device type	All
Case outline	U	Case outline	U	Case outline	U
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A20 A21 A22 A23 A24 A25 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16 B17 B18 B19 B20 B21 B22 C3 C3	GND GND I/O I/O I/O GND I/O I/O GND I/O VCC I/O I/O A6_I/O GND A19_I/O A10_I/O VCC NO CONNECT GND I/O GND I/O NO CONNECT I/O I/O NO CONNECT I/O I/O NO CONNECT I/O I/O I/O I/O NO CONNECT I/O I/O I/O I/O NO CONNECT I/O I/O I/O NO CONNECT I/O I/O I/O CONNECT I/O I/O I/O I/O CONNECT I/O I/O CONNECT I/O I/O CONNECT I/O I/O CONNECT I/O CONNECT I/O CONNECT I/O CONNECT I/O CONNECT I/O CCLK	C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17 C18 C19 C20 C21 C22 C23 C24 C25 C26 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 D21 D22 D23 D24 D25 D26 E1 E2 E3	BUFGP_TR_GCK7 _A1_I/O NO CONNECT A3_I/O I/O NO CONNECT I/O NO CONNECT A5_I/O A21_I/O A9_I/O I/O I/O I/O I/O I/O I/O BUFGS_TL_GCK8 _A15_I/O A17_I/O TDI_I/O NO CONNECT I/O O D0_DIN_I/O TDO I/O CSI_A2_I/O VCC I/O I/O I/O NO CONNECT I/O D1/O CSI_A2_I/O VCC I/O I/O I/O O SI_O O O O O O O O O O O O O O O O O O O	E4 E23 E24 E25 E26 F1 F2 F3 F4 F23 F24 F25 F26 G1 G2 G3 G4 G23 G24 G25 G26 H1 H2 H3 H42 H23 H24 H25 H26 J1 J2 J3 J24 J25 J26 K1 K2	BUFGS_TR_GCK6_DOUT_I/O I/O TCK_I/O I/O TCK_I/O I/O I/O I/O I/O D1_I/O NO CONNECT I/O I/O I/O RDY_B888_ R68&_I/O VCC I/O I/O I/O SOUNDECT I/O I/O I/O RDY_B088_ I/O I/O I/O SOUNDECT I/O I/O I/O I/O SOUNDECT I/O

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98509
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 28

Device type	All	Device type	All	Device type	All
Case outline	U	Case outline	U	Case outline	U
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
M1 M2 M3 M4 M23 M24 M25 M26 N1 N2 N3 N24 N25 N26 P1 P2 P3 P4 P25 P26 R1 R2 R3 R24 R25 R27 T24 T23 T24 T25 T24 T25 T26 U1 U2 U2 U2 U2 U2 V2 V2 V2 V2 V2 V2 V2 V2 V2 V2 V2 V2 V2	/O /O /O /O /O /O /O /O /O /O	W1 W2 W3 W4 W23 W24 W25 W26 Y1 Y2 Y3 Y4 Y25 Y26 AA1 AA2 AA3 AA4 AA25 AA24 AA25 AA26 AB1 AB2 AB3 AB4 AB23 AB4 AB24 AB25 AB4 AB24 AB25 AB4 AB24 AB25 AB4 AB4 AB24 AB4 AB4 AB4 AB4 AB4 AB4 AB4 AB4 AB4 AB	GND 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0	AC24 AC25 AC26 AD1 AD2 AD3 AD4 AD5 AD6 AD7 AD8 AD10 AD11 AD12 AD13 AD14 AD15 AD16 AD17 AD18 AD20 AD21 AD22 AD23 AD24 AD22 AD23 AD24 AD25 AE2 AE3 AE4 AE5 AE7 AE8 AE10 AE11 AE15 AE11 AE15 AE16 AE17 AE18 AE20 AE21 AE23 AE24 AE26	BUFGS_BL_ GCK2_I/O NO CONNECT I/O I/O DONE I/O I/O I/O I/O I/O I/O NO CONNECT I/O NO CONNECT I/O NO CONNECT I/O NO CONNECT I/O NO CONNECT I/O NO CONNECT I/O NO CONNECT I/O NO CONNECT I/O NO CONNECT I/O NO CONNECT I/O I/O NO CONNECT I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98509
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 29

Device type	All	Device type	All	Device type	All
Case outline	U	Case outline	U	Case outline	U
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9	GND GND I/O GND I/O GND I/O GND	AF10 AF11 AF12 AF13 AF14 AF15 AF16 AF17	VCC I/O I/O GND &N&T_I/O I/O I/O VCC	AF18 AF19 AF20 AF21 AF22 AF23 AF24 AF25 AF26	I/O GND I/O I/O GND I/O GND GND

THE END OF CASE (U) IS ABOVE - THE START OF CASE (T) IS BELOW

Device type	All	Device type	All	Device type	All
Case outline	Т	Case outline	Т	Case outline	Т
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 P17 P18 P19 P20 P21 P22 P23 P24 P25 P26 P27 P28 P29 P30 P31 P32 P33 P34 P35	VSS BUFGP_TL_A16 _GCK1_I/O A17_I/O I/O I/O TDI_I/O TCK_I/O I/O I/O I/O I/O VSS I/O_FCLK1 I/O VCC I/O VCC I/O I/O VSS I/O I/O I/O VCC I/O	P36 P37 P38 P39 P40 P41 P42 P43 P44 P45 P46 P47 P48 P49 P50 P51 P52 P53 P554 P55 P56 P57 P58 P59 P60 P61 P62 P63 P64 P65 P67 P68 P69	/O /O /O /O /O /O /O /O /O /O	P70 P71 P72 P73 P74 P75 P76 P77 P78 P79 P80 P81 P82 P83 P84 P85 P86 P87 P88 P89 P90 P91 P92 P93 P94 P95 P96 P97 P98 P99 P100 P101 P102 P103 P104 P105	/O /O /O /O /O /O /O /O /O /O

FIGURE 2. <u>Terminal connections</u> - Continued.


STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000	SIZE A		5962-98509
		REVISION LEVEL	SHEET 30

Device type	All	Device type	All	Device type	All
Case outline	Т	Case outline	Т	Case outline	Т
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
P106 P107 P108 P109 P110 P111 P112 P113 P114 P115 P116 P117 P118 P119 P120 P121 P122 P123 P124 P125 P126 P127 P128 P129 P130 P131 P132 P133 P134 P135 P136 P137 P138 P139 P140 P141 P142 P143 P145 P146 P147 P148 P149 P150	VSS I/O	P151 P152 P153 P154 P155 P156 P157 P158 P159 P160 P161 P162 P163 P164 P165 P166 P167 P168 P169 P171 P172 P173 P174 P175 P178 P179 P180 P181 P182 P183 P184 P185 P188 P189 P190 P191 P192 P193 P194	VSS D3_I/O R8_I/O I/O I/O I/O I/O I/O VSS D2_I/O I/O VCC I/O I/O I/O-FCLK4 I/O	P195 P196 P197 P198 P199 P200 P201 P202 P203 P204 P205 P206 P207 P208 P210 P211 P212 P213 P214 P215 P216 P217 P218 P219 P220 P221 P222 P223 P224 P225 P226 P227 P228 P229 P230 P240 P25 P26 P27 P28 P29 P29 P210 P211 P212 P213 P218 P219 P219 P219 P220 P221 P221 P222 P223 P224 P225 P226 P227 P228 P229 P230 P230 P230 P230 P230 P230 P230 P231 P230 P231 P230 P231 P231 P232 P233 P234 P235 P236 P237 P238 P239 P230 P231 P231 P231 P231 P231 P231 P231 P231	I/O VSS I/O I/O I/O I/O I/O VCC A4_I/O A5_I/O GND I/O I/O A21_I/O A6_I/O A7_I/O VSS VCC A8_I/O A9_I/O A19_I/O A19_I/O A11_I/O VCC I/O

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98509
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 31


Simplified block diagram of CLB





Note: The CLB storage elements can also be configured as latches. The two latches have common clock (CK) and clock enable (EC) inputs. (RAM and Carry logic functions not shown)

FIGURE 3. Logic block diagrams.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98509
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 32










FIGURE 4. Load circuits.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 42316-5000

SIZE

A

SP62-98509

REVISION LEVEL
SHEET
35

- 4.3 <u>Qualification inspection for device classes N, Q, and V</u>. Qualification inspection for device classes N, Q, and V shall be in accordance with MIL-PRF-38535 and the device manufacturers QM plan. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes N, Q, and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
 - 4.4.1 Group A inspection.
 - a. Tests shall be as specified in table IIA herein.
 - b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
 - c. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes N, Q, and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
 - d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes N, Q, and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC Standard number 17 may be used for reference.
 - e. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 5 devices with no failures, and all input and output terminals tested.
 - (1) The following shall apply to device class N only. Sample size is five devices with no failures. For C_{IN} and C_{OUT}, a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same capacitance values when tested in accordance with table I herein. The device manufacturer shall set a functional group limit for the C_{IN} and C_{OUT} tests. The device manufacturer may then test one device function from a functional group to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and conditions specified in table I herein. The device manufacturer shall submit to DSCC-VA the device functions listed in each functional group and the test results for each device tested.
 - 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
 - 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125EC$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 <u>Additional criteria for device classes N, Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-PRF-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98509
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 36

TABLE IIA. Electrical test requirements. 1/2/3/4/5/6/7/

Line no.	Test requirements	Subgroups (in accordance with MIL- STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)		535, table III)
		Device class M	Device class N	Device class Q	Device class V
1	Interin electrical parameters (see 4.2)				1, 7, 9
2	Static burn-in I and II (method 1015)	Required	Not Required	Required	Required
3	Same as line 1				1*, 7*)
4	Dynamic burn-in (method 1015)	Not Required	Not Required	Not Required	Required
5	Same as line 1				1*, 7*)
6	Final electrical parameters	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	2, 8A, 10	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11
7	Group A test parameters	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	2, 8A, 10	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11
8	Group C end-point electrical parameters	2, 3, 7, 8A, 8B	1, 2, 3, 7, 8A, 8B	1, 2, 3, 7, 8A, 8B	1, 2, 3, 7, 8A, 8B, 9, 10, 11)
9	Group D end-point electrical parameters	2, 3, 8A, 8B		2, 3, 8A, 8B	2, 3, 8A, 8B
10	Group E end-point electrical parameters	1, 7, 9		1, 7, 9	1, 7, 9

- 1/ Blank spaces indicate tests are not applicable.
 2/ Any or all subgroups may be combined when using high-speed testers.
 3/ Subgroups 7 and 8 functional tests shall verify the truth table.
 4/ * indicates PDA applies to subgroup 1 and 7.
 5/ ** see 4.4.1e.
 6/) indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).
- 7/ See 4.4.1d.

TABLE IIB Delta limits at +25

Parameter 1/	Device types
	All
ICCO standby	± 1 mA of specified limit in table I.
IL	± 1 μA of specified limit in table I.

1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98509
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL	SHEET 37

- 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device classes N, Q, and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25EC ±5EC, after exposure, to the subgroups specified in table IIA herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.5 <u>Delta measurements for device class V.</u> Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and 9.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes N, Q, and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331.

V _{CC} V SUPPLY VOLTAGE.
V _{CC} V SUPPLY VOLTAGE. GND GROUND
CCLK CONFIGURATION CLOCK
DONE DONE
PROGRAM PROGRAM
RCLK READ CLOCK.
M0 MODE 0
M1 MODE 1
M2 MODE 2

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000	SIZE A		5962-98509
		REVISION LEVEL	SHEET 38

6.5 Abbreviations, symbols, and definitions - Continued.

TEST DATA OUTPUT
TEST DATA IN
TEST CLOCK
TEST MODE SELECT
HIGH DURING CONFIGURATION
LOW DURING CONFIGURATION
READ TRIGGER.
INIT
GLOBALLow-Skew buffer
CHIP SELECT. WRITE
CHIP SELECT, WRITE
WRITE STROBE
READ STROBE
ADDRESS
DATA
DATA INPUT
DATA OUTPUT
INPUT/OUTPUT
During peripheral parallel mode configuration, this pin indicates
when the chip is ready for another byte of data to be written into
it. After configuration is complete, this pin becomes a user

6.5.1 <u>Timing limits.</u> The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

programmed I/O pin.

6.6 Sources of supply.

- 6.6.1 Sources of supply for device classes N, Q, and V. Sources of supply for device classes N, Q, and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.
 - 6.7 Additional operating data.
 - a. Power on delay is 2¹⁴ cycles from the non-master mode. This provides 11 to 33 ms of wait time.
 - b. Power on delay is 2^{16} cycles for the master mode. This provides 43 to 130 ms of wait time.
 - c. Clear is 375 cycles ±25 cycles and may take as long as 250 to 750 µs.
 - d. During normal power up, V_{CC} must rise from 2.0 V to V_{CC} minimum in less than 10 ms. If this does not occur, configuration must be delayed by using RESET.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000	SIZE A		5962-98509
		REVISION LEVEL	SHEET 39

STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 1998-NOV-06

Approved sources of supply for SMD 5962-98509 are listed below for immediate acquisition only and shall be added to QML-38535 and MIL-HDBK-103 during the next revisions. QML-38535 and MIL-HDBK-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revisions of QML-38535 and MIL-HDBK-103.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9850901QXC	68994	XQ4028EX-4PG299B
5962-9850901QYC	68994	XQ4028EX-4CB228B
5962-9850901QZC	68994	XQ4028EX-4CB228B
5962-9850901NUA	68994	XQ4028EX-4BG352N
5962-9850901NTB	68994	XQ4028EX-4HQ240N

- The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

 Vendor CAGE
 Vendor name

 number
 and address

68994 Xilinx, Incorporated 2100 Logic Drive

San Jose, CA 95124

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.