
THIS REVIS	ION DES		OF REVISION AS BEEN AUTH	ON (NOR) HORIZED FOR THE D	OCUMENT LISTED.	1. DATE (YYMMDD) 96-10-04	Form Approved OMB No. 0704-0188
Public reporting is sources, gatherinestimate or any control of an	ourden for thi	s collection is estimated to ening the data needed, at of this collection of informa-	o average 2 hours pe nd completing and re stion, including sugge	or response, including the tir neewing the collection of infestions for reducing this bur	me for reviewing instructions ormation. Send comments den, to Department of Defer	s, searching existing data regarding this burden rse, Washingtion	2. PROCURING ACTIVITY NO.
Headquarters Se Office of Manage PLEASE DO NO ISSUING CONTI	rvices, Directiment and But RETURN RACTING OF	torate for information Ope Idget, Paperwork Reducti YOUR COMPLETED FOR FRICER FOR THE CONT	rations and Reports on Project (0704-018 NM TO EITHER OF T RACT/ PROCURING	Meewing the collection of infeestions for reducing this bur 1215 Jefferson Davis High 18), Washington, DC 20503. THESE MOURESSED. RET 3 ACTIVITY NUMBER LIST	way, Suite 1204, Arlington, TURN COMPLETED FORM ED IN ITEM 2 OF THIS FOI	VA 22202-4302, and to the TO THE GOVERNMENT RM.	3. DODAAC
4. ORIGINAT	6. NOR NO. 5962-R012-97						
a. TYPED NA Last)	AME (First	t, Middle Initial,	3990 Broad Columbus, O	Street H 43216-5000		7. CAGE CODE 67268	8. DOCUMENT NO. 5962-95612
9. TITLE OF	11. ECP NO.						
	,	MORY, DIGITAL C LITHIC SILICON	MOS, PROGRA	MMABLE LOGIC	a. CURRENT	b. NEW A	
12. CONFIGI	JRATION	ITEM (OR SYSTEM	1) TO WHICH E	CP APPLIES			
13. DESCRI	TION OF	REVISION	<del> </del>			·	
	Revisi Revisi Rev st Revisi Table "Chara parame	ons date column; atus above sheet on level block; I, footnote 3/ cterization data	column; add M add M96-10-04 numbers 1 and add MAM. Delete the lad is taken ini	d 9, add "A". st sentence of thi	s footnote and re	-R012-97". place it with the f ess change which ma	ollowing: y affect this
14. THIS SE	CTION FC	R GOVERNMENT	USE ONLY				
a. (X one)	X	(1) Existing docum	ent supplement	ed by the NOR may b	e used in manufactur	₽.	
		(2) Revised docum	ent must be rec	ceived before manufac	cturer may incorporate	this change.	
		(3) Custodian of m	aster document	shall make above rev	rision and furnish revi	sed document.	
b. ACTIVITY	AUTHOR	IZED TO APPROVE	CHANGE FOR	GOVERNMENT	c. TYPED NAME (F	irst, Middle Initial, Last	)
DSCC-VAS	;				Ray Monnin		
d. TITLE				e. SIGNATURE	*		f. DATE SIGNED
Microelectr	onics Tea	m Chief		Ray Monnin			(YYMMDD) 96-10-04
15a. ACTIVI	TY ACCO	MPLISHING REVISI	ON	b. REVISION COMP	PLETED (Signature)		c. DATE SIGNED (YYMMDD)
DSCC-VAS Kenneth S. Rice							96-10-04

								F	REVIS	IONS										
LTR		DESCRIPTION										D	ATE (Y	'R-MO-I	DA)		APPR	ROVED	)	
l													<u>l</u>				I			
ı																				
REV																				
SHEET						<del>                                     </del>		<del>                                     </del>												
REV																				
SHEET	15	16	17	18	19	20	21	22	23	24	25									
REV STATUS	3			REV	/															
OF SHEETS				SHE	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
D1410 11/4				PREF	PARED	BY	<u> </u>					1								
PMIC N/A					Kenneth						DI	EFEN:			ONICS			ENTE	.R	
STAN	NDA	RD		CHEC	CKED	DV							- DA	1101	i, Oni	U 434				
MICRO	CIR	CUI.	Т		Jeff Bo															
DRA	WIN	1G								МІС	ROC	IRCU	IT. ME	EMOF	RY. DI	GITA	L. CM	OS, 9	9500	
THIS DRAWIN	IG IS A	VAII AI	BIF		ROVED Michae	D BY el A. Fr	rye			GA	ΓE PR								IOLITI	HIC
FOR US DEPAR	SE BY	ALL								SILI	CON									
AND AGEN	ICIES (	OF THE		DRAV	NING A		OVAL D 03-12	ATE				l			1					
DEPARTMEN	II OF L	JEFEIN	SE							SIZE			CAGE CODE		5962-95612		<b>i</b> 12			
AMSC	N/A			REVI	SION I	LEVEL					4	6	<b>726</b>	8						
										SHE	ET	1		OF	2	5				
										OI IL				OI	۷.	J				

#### 1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
  - 1.2 PIN. The PIN is be as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 Device type(s). The device type(s) shall identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>	Toggle Speed
01	3195A-05	9500 gate programmable array	4.1 ns
02	3195A-04	9500 gate programmable array	3.3 ns

1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

M Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

Q or V Certification and gualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	CMGA8-175	175 <u>1</u> /	Pin grid array package
Y	See figure 1	164	Quad flat package
Z	See figure 1	164	Quad flat package

- 1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
  - 1.3 Absolute maximum ratings. 2/

Supply voltage range to ground potential (V <sub>CC</sub> ) DC input voltage range Voltage applied to three-state output(V <sub>TS</sub> ) Lead temperature (soldering, 10 seconds)	-0.5 V dc to +7.0 V dc -0.5 V dc to V <sub>CC</sub> +0.5 V dc -0.5 V dc to V <sub>CC</sub> +0.5 V dc +260° C
Thermal resistance, junction-to-case (θ <sub>JC</sub> ): Case outline X	See MIL-STD-1835
Case outlines Y, Z	20°C/W <u>3</u> /
Junction temperature (T <sub>J</sub> )Storage temperature range	+150°C <u>4</u> /
Storage temperature range	-65°C to +150°C

- $\frac{1}{1}$  175 = actual number of pins used, not maximum listed in MIL-STD-1835
- Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- When a thermal resistance for this case is specified in MIL-STD-1835 that value shall supersede the value indicated herein.
- 4/ Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 2

## 1.4 Recommended operating conditions. 5/

1.5 Digital logic testing for device classes Q and V.

Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012) - - - - - <u>6</u>/ percent

#### 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

## **SPECIFICATION**

**MILITARY** 

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

#### **STANDARDS**

**MILITARY** 

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.

#### **HANDBOOKS**

**MILITARY** 

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's).

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

## AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192-88 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103.)

## ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17 - A Standardized Test Procedure for the Characterization of Latch-up in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronics Industries Association, 2500 Wilson Blvd., Arlington, VA 22201.

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

All voltage values in this drawing are with respect to V<sub>SS</sub>.
 Values will be added when they become available.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE <b>A</b>		5962-95612
	REVISION LEVEL	SHEET 3

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

#### 3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M. 3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with and 1.2.4 herein and figure 1.

  - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
  - 3.2.3 Logic block diagram. The logic block diagram shall be as specified in figure 3.
- 3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change for device class M. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 Verification and review for device class M. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-PRF-38535, appendix A).

#### 4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 4

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

#### 4.2.1 Additional criteria for device class M.

- a. Delete the sequence specified as initial (pre-burn-in) electrical parameters through interim (post-burn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
- b. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class M the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- c. Interim and final electrical test parameters shall be as specified in table IIA herein.

#### 4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

#### 4.4.1 Group A inspection.

- Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. For device class M subgroups 7, 8A and 8B tests shall consist of verifying functionality of the device. These tests form a part of the vendors test tape and shall be maintained and available upon request. For device classes Q and V subgroups 7, 8A and 8B shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's technical review board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on 5 devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC standard number 17 may be used for reference.
- e. Subgroup 4 (C<sub>IN</sub> and C<sub>OUT</sub> measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is five devices with no failures, and all input and output terminals tested.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 5

TABLE I. <u>Electrical performance characteristics</u>.

Test	Symbol	Conditions	Group A Device Limits Subgroups type		mits	Unit	
		$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{C} \leq +125^{\circ}\text{C}$ unless otherwise specified	Subgroups	туре	Min	Max	
High Level output voltage	<sup>V</sup> он	$V_{CC} = 4.5 \text{ V}, V_{IL} = 0.8 \text{V}$ $I_{OH} = -8.0 \text{ mA}, V_{IH} = 2.0 \text{ V}$	1,2,3	All	3.7		V
Low level output voltage	V <sub>OL</sub>	V <sub>CC</sub> = 5.5 V, I <sub>OL</sub> = 8.0V V <sub>IL</sub> = 0.8 V, V <sub>IH</sub> = 2.0 V	1,2,3	All		0.4	V
Quiescent power supply current	<sup>I</sup> cco	CMOS inputs, V <sub>CC</sub> = V <sub>IN</sub> = 5.5 V	1,2,3	All		8	mA
Quiescent power supply current	<sup>I</sup> cco	TTL inputs, V <sub>CC</sub> = V <sub>IN</sub> = 5.5 V	1,2,3	All		14	mA
Input leakage current	lIL	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0 V and 5.5 V	1,2,3	All	-20	20	uA
Horizontal long line, pull- up current	I <sub>RLL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0 V and 5.5 V	1,2,3	All	0.20	4.20	mA
High level input voltage	V <sub>IHT</sub>	TTL inputs	1,2,3	All	2.0		V
Low level input voltage	V <sub>ILT</sub>	TTL inputs	1,2,3	All		0.8	V
High level input voltage	VIHC	CMOS inputs	1,2,3	All	0.7 V <sub>CC</sub>		V
Low level input voltage	VILC	CMOS inputs	1,2,3	All		0.2 VCC	V
Power down (PWR DWN)voltage <u>2</u> /	V <sub>PD</sub>	PWR DWN = 0.0 V	1,2,3	All	3.5		V
Input capacitance except XTL1 AND XTL2	C <sub>IN</sub>	See 4.4.1e	4	All		16	pF
Input capacitance XTL1 and XTL2	c <sub>IN</sub>	See 4.4.1e	4	All		20	pF
Output capacitance	C <sub>OUT</sub>	See 4.4.1e	4	All		16	pF
Functional test		See 4.4.1c	7,8A,8B	AII			
t <sub>PID</sub> + 484(t <sub>ILO</sub> ) + t <sub>OPF</sub>	<sup>t</sup> B1		9,10,11	01		2233.8	ns
				02		1845.9	
t <sub>PID</sub> + 484(t <sub>CKO</sub> ) + t <sub>OPF</sub> interconnect	t <sub>B2</sub>		9,10,11	01		2193.4	ns
interconnect				02		1850.3	
t <sub>PID</sub> + 484(t <sub>QLO</sub> ) + t <sub>OPF</sub> + interconnect	t <sub>B3</sub>		9,10,11	01		3742.2	ns
-OPF				02		3157.1	
$t_{PID}$ + 44( $t_{PUS}$ ) + $t_{OPF}$ + interconnect	<sup>t</sup> B4		9,10,11	01		1233.6	ns
				02	<u> </u>	1089.0	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-95612
		REVISION LEVEL	SHEET 6

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions 4.5 V < V <sub>CC</sub> < 5.5 V	Group A Subgroups	Device type	Li	mits	Unit
		$4.5 \text{ V} \le \text{V}_{\text{CC}} \le 5.5 \text{ V}$ $-55^{\circ}\text{C} \le \text{T}_{\text{C}} \le +125^{\circ}\text{C}$ unless otherwise specified		,,	Min	Max	
t <sub>PID</sub> + 44(t <sub>PUF</sub> ) + t <sub>OPF</sub> + interconnect	t <sub>B5</sub>		9,10,11	01		969.6	ns
+ interconnect				02		869.0	
t <sub>PID</sub> + 44(t <sub>ON1</sub> ) +	t <sub>B6</sub>		9,10,11	01		446.0	ns
t <sub>OPF</sub> + interconnect				02		411.4	
t <sub>PID</sub> + 44(t <sub>ON2</sub> ) +	t <sub>B7</sub>		9,10,11	01		512.0	ns
t <sub>OPF</sub> + interconnect				02		477.4	
Logic input to output	t <sub>ILO</sub>	See figures 4 and 5	<u>3</u> /	01		4.1	ns
(combinational)		as applicable		02		3.3	
Reset input to output	t <sub>RIO</sub>		<u>3</u> /	01		4.4	ns
				02		3.7	
Reset direct width	t <sub>RPW</sub>		<u>3</u> /	01	3.8		ns
				02	3.2		
Master reset pin to CLB	t <sub>MRQ</sub>		<u>3</u> /	01		24	ns
output (X, Y)				02		20	
K clock input to CLB	t <sub>CKO</sub>		<u>3</u> /	01		3.1	ns
output				02		2.5	
Clock K to the outputs X or Y when Q is return through	<sup>t</sup> QLO		<u>3</u> /	01		6.3	ns
function generators to drive X or Y				02		5.2	
K clock logic-input	t <sub>ICK</sub>		<u>3</u> /	01	3.1		ns
setup				02	2.5		
K clock logic-input hold	t <sub>CKI</sub>		<u>3</u> /	All	0		ns
Logic input setup to K clock	<sup>t</sup> DICK		<u>3</u> /	01	2.0		ns
CIOCK				02	1.6		
Logic input hold from K clock	<sup>t</sup> CKDI		<u>3</u> /	01	1.2		ns
CIOCK				02	1.0		
Logic input setup to enable clock	<sup>t</sup> ECCK		<u>3</u> /	01	3.8		ns
CHADIC CIOCK				02	3.2		
Logic input hold to enable clock	<sup>t</sup> CKEC		<u>3</u> /	All	1.0		ns

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 7

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$	Group A Subgroups	Device type	L	imits	Unit
		$\begin{array}{c} 4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V} \\ -55^{\circ}\text{C} \leq \text{T}_{C} \leq +125^{\circ}\text{C} \\ \text{unless otherwise specified} \end{array}$			Min	Max	
Pad (package pin) to	t <sub>PID</sub>	See figures 4 and 5	<u>3</u> /	01		2.8	ns
input direct		as applicable		02		2.5	
Pad (package pin) to inputs	<sup>t</sup> PIDc		<u>3</u> /	01		1.5	ns
Tcckin, Bcckin				02		1.3	
I/O clock to I/O RI input	<sup>t</sup> IKRI		<u>3</u> /	01		2.8	ns
(FF)				02		2.5	
I/O clock to pad-input	<sup>t</sup> PICK		<u>3</u> /	01	15		ns
setup				02	14		
I/O clock to pad-input hold	t <sub>IKPI</sub>		<u>3</u> /	All	0		ns
I/O propagation delay	<sup>t</sup> OKPOF		<u>3</u> /	01		5.5	ns
clock (OK) to pad (fast)				02		5	
I/O clock to pad-output	t <sub>OOK</sub>		<u>3</u> /	01	6.2		ns
setup				02	5.6		
I/O clock to pad-output hold	<sup>t</sup> OKO		<u>3</u> /	All	0		ns
Output (enabled fast) to	<sup>t</sup> OPF		<u>3</u> /	01		4.1	ns
pad				02		3.7	
Output (enabled slow) to pad	<sup>t</sup> OPS		<u>3</u> /	01		13	ns
pau				02		11	
Master RESET to input	<sup>t</sup> RRI		<u>3</u> /	01		29.1	ns
NI				02		24.8	
Master RESET to output (FF)	<sup>t</sup> RPO		<u>3</u> /	01		34	ns
(11)				02		29	
Bidirectional buffer delay	<sup>t</sup> BIDI		<u>3</u> /	01		1.4	ns
				02		1.2	
TBUF data input to output	t <sub>IO</sub>		<u>3</u> /	01		6.0	ns
σαιραι				02		5.5	
TBUF three-state to output active and	<sup>t</sup> ON1		<u>3</u> /	01		7.6	ns
valid(single pull-up)				02		6.8	1
(double pull-up)	t <sub>ON2</sub>		<u>3</u> /	01		9.1	_
				02		8.3	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 8

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions	Group A Subgroups	Device type	Limits		Unit
		$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{C} \leq +125^{\circ}\text{C}$ unless otherwise specified	Gubgroups	турс	Min	Max	
TBUF three-state to	t <sub>PUS</sub>	See figures 4 and 5	<u>3</u> /	01		18.3	ns
output inactive (single pull-up)		as applicable		02		16.2	
TBUF three-state to	<sup>t</sup> PUF		<u>3</u> /	01		14.3	ns
output inactive (pair of pull-ups)				02		13.2	

1/ Tested initially and after any design or process change that may affect this parameter and guaranteed to the limits specified in table I with the following conditions:

Global clock at 16MHz for device 01, and 25 MHz for devices 02, 03, and 04.

20 outputs at 5 MHz

50 outputs at 1 MHz

Alternate clock at 10 MHz

100 configurable logic blocks (CLB) at 5 MHz

150 CLBs at 1 MHz

20 horizontal long lines at 5 MHz

30 vertical long lines at 1 MHz

50 inputs at 5 MHz


10 inputs at 10 MHz


 $\underline{\textit{2}}$ / PWRDWN transitions must occur during operational V<sub>CC</sub> levels.

3/ Parameter is not directly tested. Devices are first 100 percent functionally tested. Benchmark patterns (t<sub>B1-9</sub>) are then used to determine the compliance of this parameter. For class M only characterization data is taken at initial device testing, prior to the introduction of significant changes, and at least twice yearly to monitor correlation between benchmark patterns and this parameter.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE <b>A</b>		5962-95612
	REVISION LEVEL	SHEET 9





#### NOTES:

- 1. Dimensions are in inches.
- 2. The US government preferred system of measurement is the metric SI system. However, this item was originally designed using inchpound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.
- 3. Packages are shipped flat as depicted
- 4. Lead dimensions call out includes lead finish.
- 5. The leads of this package style shall be protected from mechanical distortion and damage such that dimensions pertaining to relative lead/body "true positions" and lead "coplanarity" are always maintained until the next higher level package attachment process is complete. Package lead protection mechanisms (tie bars) are shown on the drawing for reference only. When microcircuit devices contained in this package style are shipped for use in Government equipment, or shipped directly to the Government as spare parts or mechanical qualification samples, lead "true position" and "coplanarity" protection shall be in place.
- 6. Case Y represents marking the device on the nonlid side of device, i.e., lid side facing down. When mounted in this position, the pin out is clockwise. Case Z represents marking the device on the lid side of the device i.e., lid side facing up. When mounted in this position, the pin out is counterclockwise.

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 11

Cases Y and Z - continued

Inches	mm	Inches	mm
.0010	0.025	.050	1.27
.001	0.03	.060	1.52
.002	0.05	.080	2.03
.004	0.10	.086	2.18
.005	0.13	.095	2.41
.008	0.20	.100	2.54
.010	0.25	.115	2.92
.012	0.30	.160	4.06
.0175	0.445	.200	5.08
.018	0.46	.645	16.38
.020	0.51	1.000	25.50
.021	0.53	1.130	28.70
.025	0.64	1.290	32.77
.030	0.76	1.500	38.10
.040	1.02	2.300	58.42
		2.500	63.50

NOTE: Metric equivalents are for reference only.

FIGURE 1. <u>Case outline</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET <b>12</b>

	Case outline X							
Device type	All		Device type	All		Device type	All	
Terminal number	Terminal symbol		Terminal number	Terminal symbol		Terminal number	Terminal symbol	
A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16	NC NC I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O		C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D11 D12	A8-I/O A9-I/O GND I/O		D15 D16 E1 E2 E3 E14 E15 E16 F1 F2 F3 F14 F15 G1 G2 G3 G14 G15 G16 H1 H2 H3 H14 H15 H16 J1 J2 J3 J14	/O   LDC-I/O   A7-I/O  /O   A10-I/O   HDC-I/O  /O  /O  /O  /O  /O  /O  /O  /O  /O 	

NC = no connect

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 13

# Case outline X - Continued.

Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
J15 J16 K1 K2 K3 K14 K15 K16 L1 L2 L3 L14 L15 L16 M1 M2 M3 M14 M15 M16 N1 N2 N3 N4 N5 N6 N7	I/O I/O A5-I/O A14-I/O I/O I/O I/O I/O I/O I/O A4-I/O I/O I/O I/O A15-I/O I/O A1-CS2-I/O I/O I/O A3-I/O I/O GND DOUT-I/O I/O I/O I/O	N8 N9 N10 N11 N12 N13 N14 N15 N16 P1 P2 P3 P4 P5 P6 P7 P8 P10 P11 P12 P13 P14 P15 P16 R1	GND V_CC I/O I/O I/O D7-I/O GND I/O I/O A2-I/O A0-WS-I/O V_CC I/O RDY/BUSY-RCLK-I/O I/O D3-I/O I/O I/O D6-I/O I/O D6-I/O I/O V_CC XTAL2(IN)-I/O I/O I/O	R2 R3 R4 R5 R6 R7 R8 R10 R11 R12 R13 R14 R15 R16 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14	CCLK D0-DIN-I/O I/O D1-I/O I/O D1-I/O I/O D2-I/O CS1-I/O D4-I/O I/O I/O I/O I/O I/O I/O I/O NC NC NC NC NC NC NC I/O

NC = no connect

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET <b>14</b>

# Case outlines Y and Z

Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	VCC A13-I/O A6-I/O I/O I/O I/O I/O A12-I/O A7-I/O I/O A11-I/O A8-I/O I/O A10-I/O A9-I/O VCC GND PWRDWN TCLKIN-I/O I/O I/O I/O	29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 50 51 52 53 55 56	I/O	57 58 59 60 61 62 63 64 65 66 67 70 71 72 73 74 75 76 77 78 80 81 82 83 84	I/O I/O I/O I/O I/O I/O I/O I/O M1-RDATA GND M0-RTRIG VCC M2-I/O HDC-I/O I/O I/O I/O LDC-I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O

FIGURE 2. Terminal connections - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET <b>15</b>


# Case outlines Y and Z - Continued.

Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105	I/O	112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138	I/O I/O I/O I/O D5-I/O CSO-I/O I/O I/O I/O I/O D4-I/O I/O VCC GND D3-I/O CS1-I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164	I/O I/O I/O I/O I/O D0-DIN-I/O D0UT-I/O CCLK VCC GNB A0-WS-I/O A1-CS2-I/O I/O I/O A2-I/O A3-I/O I/O I/O A15-I/O A4-I/O I/O I/O A5-I/O I/O GND

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 16

# CONFIGURABLE LOGIC BLOCK (CLB)



NOTE: Each configurable logic block includes a combinatorial logic section, two flip-flops, and program memory controlled multiplexer selection of function.

It has: Five logic variable inputs: a, b, c, d, and e.


a direct data input: di an enable clock: ec a clock (invertible): k an asynchronous reset: rd two outputs: x and y

FIGURE 3. Logic block diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET <b>17</b>

## I/O BLOCK (10B)

## I/O BLOCK (IOB)



NOTE: The input/output block includes input and output storage elements and I/O options selected by configuration memory cells. A choice of two clocks is available on each die edge. The polarity of each clock line (not each flip-flop or latch) is programmable. A clock line that triggers the flip-flop on the rising edge is an active low latch enable (latch transparent) signal and vice versa. Passive pull-up can only be enable on inputs, not on outputs. All user inputs are programmed for TTL or CMOS thresholds.

FIGURE 3. Logic block diagram - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 18

GENERAL LOGIC CELL ARRAY (LCA) SWITCHING CHARACTERISTICS

VCC
(VALID)

NOTE: All timings except  $t_{\mbox{TSHZ}}$  and  $t_{\mbox{TSON}}$  are measured at 1.5 V levels with 50 pF minimum output load. For input signals, rise and fall times are less than 6.0 ns, with low amplitude = 0.0 V, and high amplitude = 3.0 V.

FIGURE 4. Timing diagrams and switching characteristics.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET <b>19</b>







FIGURE 4. Timing diagrams and switching characteristics - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET <b>20</b>




NOTE: All timings except tTSHZ and tTSON are measured at 1.5 V with 50 pF minimum load output. For input signals, rise and fall times are  $_{\leq}$  6ns, low amplitude = 0 V and high = 3 V.  $t_{TSHZ}$  is determined when the output shifts 10 percent (of the output voltage swing) from  $v_{OL}$  level or  $v_{OH}$  level. See figure 5, circuit A herein for circuit used.  $t_{TSON}$  is measured at 0.5  $v_{CC}$  level with  $v_{IN}$  = 0.0 for three-state to active high, and  $v_{IN}$  =  $v_{CC}$  for three-state to active low. See figure 5, circuit B herein for circuit used.


OUTPUT

FIGURE 4. <u>Timing diagrams and switching characteristics</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET <b>21</b>



Circuit A



Circuit B

FIGURE 5. Load circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95612
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET <b>22</b>

TABLE IIA. Electrical test requirements. 1/2/3/4/5/6/7/

Line	Test	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-I-38535, table III)	
no.	requirements	Device class M	Device class Q	Device class V
1	Interim electrical parameters (see 4.2)		1,7,9	1,7,9
2	Static burn-in (method 1015)	Required	Required	Required
3	Same as line 1			1*,7* Δ
4	Dynamic burn-in (method 1015)	Not required	Not required	Not required
5	Final electrical parameters	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9, 10,11
6	Group A test requirements	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11
7	Group C end-point electrical parameters	2,3,7, 8A,8B	1,2,3,7, 8A,8B	1,2,3,7, 8A,8B,9, 10,11 Δ
8	Group D end-point electrical parameters	2,3, 8A,8B	2,3, 8A,8B	2,3, 8A,8B
9	Group E end-point electrical parameters	1,7,9	1,7,9	1,7,9

- 1/ Blank spaces indicate tests are not applicable.
- 2/ Any or all subgroups may be combined when using high-speed testers.
- 3/ Subgroups 7 and 8 functional tests shall verify the truth table.
- 4/ \* indicates PDA applies to subgroup 1 and 7.
- $\frac{\overline{5}}{}$ / \*\* see 4.4.1e.
- $\underline{6}/\Delta$  indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).

<u>7</u>/ See 4.4.1d.

TABLE IIB. Delta limits at +25°C.

Parameter 1/	Device types
	All
I <sub>CCO</sub> standby	±300 µA
I <sub>IL</sub> , I <sub>OL</sub>	±2 nA

<sup>1</sup>/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta  $\Delta$ 

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-95612
		REVISION LEVEL	SHEET <b>23</b>

- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein. Delta limits shall apply only to subgroup 1 of group C inspection and shall consist of tests specified in table IIB herein.
  - 4.4.2.1 Additional criteria for device class M . Steady-state life test conditions, method 1005 of MIL-STD-883:
    - a. Test condition D. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device classes M the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
    - b.  $T_A = +125^{\circ}C$ , minimum.
    - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be M, D, L, R, F, G, and H and for device class M shall be M and D.
  - a. End-point electrical parameters shall be as specified in table IIA herein.
  - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
  - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.5 <u>Delta measurements for device class V.</u> Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after life test perform final electrical parameter tests, subgroups 1, 7, and 9.
  - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
  - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
  - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-95612
		REVISION LEVEL	SHEET <b>24</b>

- Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone 6.4 Comments. (513) 296-5377.
- 6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and as follows.

PWRDWN POWER-DOWN.	
MOMODE 0.	
RTRIGREAD TRIGGER.	
M1 MODE 1.	
RDATAREAD DATA.	
M2 MODE 2.	
HDCHIGH DURING CONFIGURATION.	
LDCLOW DURING CONFIGURATION	
RESETRESET	
DONEDONE	
PGPROGRAM	
BCLKINBCLKIN	
XTL1EXTERNAL CRYSTAL	
XTL2EXTERNAL CRYSTAL	
CCLKCONFIGURATION CLOCK	
DOUTDATA OUT	
DINDATA IN	
CSOCHIP SELECT, WRITE.	
CS1CHIP SELECT, WRITE.	
CS2CHIP SELECT, WRITE.	
WSCHIP SELECT, WRITE.	
RCLKREAD CLOCK.	
RDY/BUSY During peripheral parallel mode configuration, this pin indicates	
when the chip is ready for another byte of data to be written into	0
it. After configuration is complete, this pin becomes a user	
programmed I/O pin.	
TCLKINTCLKIN	
INITINIT	
D0-D7 DATA	
A0-A15 ADDRESS	
I/O INPUT/OUTPUT(DEDICATED).	
V <sub>CC</sub> +5.0 V SUPPLY VOLTAGE.	
GŇĎGROUND	

## 6.6 Sources of supply.

- 6.6.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.6.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.
  - 6.7 Additional operating data.
    - a. Power on delay is  $2^{14}$  cycles from the non-master mode. This provides 11 to 33 ms of wait time.
    - b. Power on delay is  $2^{16}$  cycles for the master mode. This provides 43 to 130 ms of wait time.
    - c. Clear is 375 cycles ±25 cycles and may take as long as 250 to 750 µs.

d. During normal power up,  $V_{CC}$  must rise from 2.0 V to  $V_{CC}$  minimum in less than 10 ms. If this does not occur, configuration must be delayed by using RESET.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-95612
		REVISION LEVEL	SHEET <b>25</b>

## STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 96-03-12

Approved sources of supply for SMD 5962-89823 are listed below for immediate acquisition only and shall be added to MIL-BUL-103 during the next revision. MIL-BUL-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-EC. This bulletin is superseded by the next dated revision of MIL-BUL-103.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9561201MXC	68994	XC3195A-5PG175B
5962-9561201MYC	68994	XC3195A-5CB164B
5962-9561201MZC	68994	XC3195A-5CB164B
5962-9561202MXC	68994	XC3195A-4PG175B
5962-9561202MYC	68994	XC3195A-4CB164B
5962-9561202MZC	68994	XC3195A-4CB164B

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. The device manufacturers listed herein are authorized to supply alternate lead finishes "A", "B", or "C" at their discretion. Contact the listed approved source of supply for further information.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE	Vendor name
number	<u>and address</u>
68994	Xilinx, Incorporated 2100 Logic Drive San Jose, CA 95124

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.