
NOTICE OF RETHER THIS REVISION DESCRIBED BELOW HAS BEEN	Form Approved OMB No. 0704-0188			
Public reporting burden for this collection is estimated to average sources, gathering and maintaining the data needed, and complete estimate or any other aspect of this collection of information, include	searching existing data garding this burden e, Washingtion	2. PROCURING ACTIVITY NO.		
Public reporting burden for this collection is estimated to average sources, gathering and maintaining the data needed, and complete estimate or any other aspect of this collection of information, includ Headquarters Services, Directorate for Information Operations are Office of Management and Budget, Paperwork Reduction Project PLEASE DO NOT RETURN YOUR COMPLETED FORM TO EITI ISSUING CONTRACTING OFFICER FOR THE CONTRACT/ PRO	1 Reports, 1215 Jefferson Dawis Highw (0704-0188), Washington, DC 20503. HER OF THESE ADDRESSED. RETI OCURING ACTIVITY NUMBER LISTE	/ay, Suite 1204, Anington, V. URN COMPLETED FORM T D IN ITEM 2 OF THIS FOR	O THE GOVERNMENT	3. DODAAC
4. ORIGINATOR b. ADD Defer	6. NOR NO. 5962-R011-97			
- TARRE ALABAM (Circl Adiddle Initial	Broad Street mbus,OH 43216-5000		7. CAGE CODE 67268	8. DOCUMENT NO. 5962-95611
9. TITLE OF DOCUMENT		10. REVISION LETT	ER	11. ECP NO.
MICROCIRCUIT, MEMORY, DIGITAL CMOS, PF CELL ARRAY, MONOLITHIC SILICON	ROGRAMMABLE LOGIC	a. CURRENT	b. NEW A	
12. CONFIGURATION ITEM (OR SYSTEM) TO W	HICH ECP APPLIES			
13. DESCRIPTION OF REVISION				
Sheet 1: Revisions ltr column; add "A Revisions description column; Revisions date column; add "9 Rev status above sheet number Revision level block; add "A  Sheet 9: Table I, footnote 3/ Delete "Characterization data is tak parameter." Revision level block; add "A	add "Changes in accorda 6-10-04". s 1 and 9, add "A". ". the last sentence of thi ten initially and after a	s footnote and rep	lace it with the f	ollowing: y affect this
14. THIS SECTION FOR GOVERNMENT USE ON	ILY			
a. (X one) X (1) Existing document sup	plemented by the NOR may b	e used in manufacture	<b>.</b>	
(2) Revised document mus	st be received before manufac	cturer may incorporate	this change.	
(3) Custodian of master do	ocument shall make above rev	rision and furnish revis	sed document.	
b. ACTIVITY AUTHORIZED TO APPROVE CHAN	GE FOR GOVERNMENT	c. TYPED NAME (FI	rst, Middle Initial, Last	)
DSCC-VAS		Ray Monnin		
d. TITLE	e. SIGNATURE	<u> </u>		f. DATE SIGNED
Microelectronics Team Chief	Ray Monnin			(YYMMDD) 96-10-04
15a. ACTIVITY ACCOMPLISHING REVISION	1	PLETED (Signature)		c. DATE SIGNED (YYMMDD)
DSCC-VAS	Kenneth S. Rice			96-10-04

				-				F	REVIŞI	ONS										
LTR	1				D	ESCR	IPTIO	N		<del></del>			DA	TE (Y	R-MO-[	DA)		APPR	OVED	)
	•											•				•				
								٠.												
																			•	
REV	T .		[		<u> </u>	Γ	<u> </u>	i	<u> </u>		I			,	<u> </u>	<u> </u>	l			
SHEET											_		_							
REV	+						_													
SHEET	15	16	17	18	19	20	21	22	23	24	25						<u> </u>			
REV STATU	<del></del>	L		RE	L	<u> </u>	<del>                                     </del>			-										
OF SHEETS	3			SHI	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
					PAREI	) RY		<u>!</u>	<u> </u>			l			1	<u></u>			L	<u> </u>
PMIC N/A				-		eth Rica	e			DEFENSE ELECTRONICS SUPPLY CENTER								ENTE	R	
				4						DAYTON, OHIO 45444										
STA	NDA	RD			CKED	BV.							DA	YTON	i, OHI	U 454	<del>44</del> ———			
STA MICRO			T	CHE	CKED Jeff B	BY owling	_						DA	YTON	I, OHI	U 454	<del></del>	. <u>-</u>		
MICRO		CUI	τ		Jeff B	owling				MIC	ROC	IRCUI	T, ME	EMOF	RY, DI	GITA	L, CM	OS, 9	9000	<del></del>
MICRO DRA THIS DRAW	OCIR AWIN	CUI IG VAILA			Jeff B	owling	_			GA <sup>-</sup>	TE PF	IRCUI ROGR	T, ME	EMOF	RY, DI		L, CM	OS, 9 MON	9000 IOLIT	HIC
MICRO DRA THIS DRAWN FOR U	OCIR AWIN ING IS A JSE BY ARTMEN	CUI IG VAILA ALL ITS	BLE	АРР	Jeff B ROVEI Micha	O BY nel A. F	irye			GA <sup>-</sup>	ROC TE PF	IRCUI ROGR	T, ME	EMOF	RY, DI	GITA	L, CM	OS, 9 MON	9000 IOLITI	HIC
MICRO DRA THIS DRAWN	OCIR AWIN ING IS A USE BY ARTMEN ENCIES	CUI IG VAILA ALL ITS OF THI	BLE	АРР	Jeff B ROVEI Micha	O BY lei A. F	irye	DATE		GA <sup>-</sup> SILI	TE PF	ROGR	T, ME	EMOF ABLE	RY, DI	GITA IC AR	L, CM !RAY,	MON	IOLIT	HIC
MICRO DRA THIS DRAWI FOR U DEPA AND AGE DEPARTME	OCIR AWIN ING IS A USE BY ARTMEN ENCIES ENT OF	CUI IG VAILA ALL ITS OF THI	BLE	APP	Jeff B ROVEI Micha WING	O BY nel A. F APPRO 96-0	OVAL (	DATE		GA <sup>-</sup> SILI	TE PFICON	CAG	T, ME	EMOF ABLE	RY, DI	GITA IC AR	L, CM !RAY,	05, 9 MON	IOLIT	HIC
MICRO DRA THIS DRAWI FOR U DEPA AND AGE	OCIR AWIN ING IS A USE BY ARTMEN ENCIES ENT OF	CUI IG VAILA ALL ITS OF THI	BLE	APP	Jeff B ROVEI Micha WING	O BY lei A. F	OVAL (	DATE		GA <sup>-</sup> SILI	TE PF	CAG	T, ME	EMOF ABLE	RY, DI	GITA IC AR	L, CM !RAY,	MON	IOLIT	HIC

#### 1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
  - 1.2 PIN. The PIN is be as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 Device type(s). The device type(s) shall identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>	Toggle Speed
01	3190A-05	16x20 9000 gate programmable array	4.1 ns
02	3190A-04	16x20 9000 gate programmable array	3.3 ns

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class

#### Device requirements documentation

М

Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level 8 microcircuits in accordance with MIL-PRF-38535, appendix A

Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

<u>Outline letter</u>	Descriptive designator	<u>Terminals</u>	<u>Package style</u>		
X	CMGA8-175	175 <u>1</u> /	Pin grid array package		
Y	See figure 1	164	Quad flat package		
Z	See figure 1	164	Quad flat package		

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

#### 1.3 Absolute maximum ratings. 2/

1/ 175 = actual number of pins used, not maximum listed in MIL-STD-1835

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95611
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 2

1.4 Recommended operating conditions. 5/			
Case operating temperature Range( $T_c$ )		o +125°C Ic minimum to +5.5 V dc ma	ax î near
1.5 Digital logic testing for device classes 0 and $v$ .			
Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012)	<u>6</u> / perce	nt	
2. APPLICABLE DOCUMENTS			
2.1 <u>Government specification, standards, and handbooks</u> a part of this drawing to the extent specified herein, those listed in the issue of the Department of Defense thereto, cited in the solicitation.	UNIOCC ATRAPUTCA	enacified the incurrent	*
SPECIFICATION			
MILITARY			
MIL-PRF-38535 - Integrated Circuits, Manufact	uring, General Sp	ecification for.	
STANDARDS			
MILITARY			
MIL-STD-883 - Test Methods and Procedures for MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.	Microelectronics	•	
HANDBOOKS			
MILITARY			
MIL-HDBK-103 - List of Standard Microcircuit Dr MIL-HDBK-780 - Standard Microcircuit Drawings.	awings (SMD's).		
(Unless otherwise indicated, copies of the specific Standardization Document Order Desk, 700 Robbins Avenue, E	cation, standard Building 4D, Phila	s, and handbooks are a adelphia, PA 19111-5094.)	available from the
2.2 <u>Non-Government publications</u> . The following documents Unless otherwise specified, the issues of the documents whice cited in the solicitation. Unless otherwise specified, the of the documents cited in the solicitation.	s form a part of	this document to the exter	nt specified herein.
AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)			
ASTM Standard F1192-88 - Standard Guide for Heavy Ion Irradiat	the Measurement ion of Semiconduc	of Single Event Phenomenator Devices.	a from
(Applications for copies of ASTM publications should be 1916 Race Street, Philadelphia, PA 19103.)			ting and Materials,
ELECTRONICS INDUSTRIES ASSOCIATION (EIA)			
JEDEC Standard No. 17 - A Standardized Tes Latch-up in CMOS I	t Procedure for t ntegrated Circuit	he Characterization of s.	
Stresses above the absolute maximum rating may cause maximum levels may degrade performance and affect retained to the maximum junction temperature shall not be exceeded excess in accordance with method 5004 of MIL-STD-883.  All voltage values in this drawing are with respect to values will be added when they become available.	in MIL-STD-1835	that value shall supers	ede the value
CTANDADD	SIZE		
STANDARD	A .		l <b></b>

MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

5962-95611 **REVISION LEVEL** SHEET 3

(Applications for copies should be addressed to the Electronics Industries Association, 2500 Wilson Blvd., Arlington, va 22201.

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 index of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

#### 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
  - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
  - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
  - 3.2.3 Logic block diagram. The logic block diagram shall be as specified in figure 3.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-PRF-38535, appendix A).

#### 4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95611
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 4

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

#### 4.2.1 Additional criteria for device class M.

- a. Delete the sequence specified as initial (pre-burn-in) electrical parameters through interim (post-burn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
- b. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class M the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- c. Interim and final electrical test parameters shall be as specified in table IIA herein.

#### 4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

#### 4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. For device class M subgroups 7, 8A and 88 tests shall consist of verifying functionality of the device. These tests form a part of the vendors test tape and shall be maintained and available upon request. For device classes Q and V subgroups 7, 8A and 8B shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's technical review board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on 5 devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC standard number 17 may be used for reference.
- e. Subgroup 4 (C<sub>IN</sub> and C<sub>OUT</sub> measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is five devices with no failures, and all input and output terminals tested.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95611
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 5

TABLE	Ι.	Electrical	performance	characteristics.
-------	----	------------	-------------	------------------

Test	Symbol	Conditions 4.5 V < Voc < 5.5 V	Group A Subgroups	Device type	Limits		Unit
		4.5 V $\leq$ V <sub>CC</sub> $\leq$ 5.5 V -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C unless otherwise specified		-,,,	Min	Max	
High Level output voltage	VOH	V <sub>CC</sub> = 4.5 V, V <sub>IL</sub> = 0.8V I <sub>OH</sub> = -8.0 mA, V <sub>IH</sub> = 2.0 V	1,2,3	All	3.7		٧
Low level output voltage	v <sub>oL</sub>	V <sub>CC</sub> = 5.5 V, I <sub>OL</sub> = 8.0V V <sub>IL</sub> = 0.8 V, V <sub>IH</sub> = 2.0 V	1,2,3	ALL		0.4	٧
Quiescent power supply current	<sup>I</sup> cco	CMOS inputs, V <sub>CC</sub> = V <sub>IN</sub> = 5.5 V	1,2,3	All		8	mA
Quiescent power supply current	<sup>I</sup> cco	TTL inputs, V <sub>CC</sub> = V <sub>IN</sub> = 5.5 V	1,2,3	ALL		14	mΑ
Input leakage current	IIL	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0 V and 5.5 V	1,2,3	ALL	-20	20	цA
Horizontal long line, pull-up current	<sup>I</sup> RLL	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0 V and 5.5 V	1,2,3	ALL	0.20	4.20	mA
High level input voltage	v <sub>IHT</sub>	TTL inputs	1,2,3	ALL	2.0		٧
Low level input voltage	VILT	TTL inputs	1,2,3	All		0.8	٧
High level input voltage	v <sub>I HC</sub>	CMOS inputs	1,2,3	ALL	0.7 V <sub>CC</sub>		٧
Low level input voltage	v <sub>IFC</sub>	CMOS.inputs	1,2,3	ALL		0.2 V <sub>CC</sub>	>
Power down (PWR DWN)voltage 2/	V <sub>PD</sub>	PUR DUN = 0.0 V	1,2,3	ALL	3.5		>
Input capacitance except XTL1 AND XTL2	c <sub>IN</sub>	See 4.4.1e	4	ALL		16	рf
Input capacitance XTL1 and XTL2	CIN	See 4.4.1e	4	ALL		20	рF
Output capacitance	Спит	See 4.4.1e	4	ALL		16	рF
Functional test		See 4.4.1c	7,8A,8B	ALL			
t <sub>PID</sub> + 320(t <sub>ILO</sub> ) + t <sub>OPF</sub>	t <sub>B1</sub>		9,10,11	01		1479.4	ns
1				02		1222.7	
t <sub>PID</sub> + 320(t <sub>CKO</sub> ) + t <sub>OPF</sub> +	<sup>t</sup> B2		9,10,11	01		1459.5	ns
interconnect				02		1232.2	
t <sub>PID</sub> + 320t <sub>aLO</sub> + t <sub>OPF</sub> +	t <sub>B3</sub>		9,10,11	01		2483.5	ns
interconnect				02		2096.2	
tpiD + 40tpus + topf +	<sup>t</sup> 84	-	9,10,11	01		820.8	ns
				02		729.4	

See footnotes at end of table.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE <b>A</b>		5962-95611
	REVISION LEVEL	SHEET 6

	TABLE I	- Electrical performance charact	teristics - Co	ontinued.			
Test	Symbol	Conditions $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $5500 \leq \text{V}_{CC} \leq 1.0500$	Group A Subgroups	Device type	Li	mits	Unit
		$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C}$ unless otherwise specified			Min	Max	
tpID + 40tpUF + topF + interconnect	<sup>t</sup> 85		9,10,11	01		660.8	ns
				02		609.4	ļ
tPID + 40ton1 + topf +	t <sub>B6</sub>		9,10,11	01		348.8	ns
THE COMMENT				02		309.4	
tpID + 40toN2 + topf + interconnect	t <sub>B</sub> 7		9,10,11	01		408.8	пѕ
Interconnect				02		369.4	
Logic input to output	t <sub>ILO</sub>	See figures 4 and 5	3/	01		4_1	ns
(combinational)		as applicable		02		3.3	
Reset input to output	t <sub>RIO</sub>		3/	01		4.4	ns
				02		3.7	
Reset direct width	<sup>t</sup> RPW		3/	01	3.8		ns
		·		02	3.2		
Master reset pin to CLB	<sup>t</sup> mrq		3/	01		20	ns
output (X, Y)				02		-17	
K clock input to CLB	<sup>t</sup> cko		3/	01		3.1	ns
output				02		2.5	
Clock K to the outputs X or Y when Q is	<sup>t</sup> QLO		3/	01		6.3	ns
return through function generators to drive X or Y				02		5.2	
K clock logic-input	tick		3/	01	3.1		ns
setup				02	2.5		
K clock logic-input hold	tcki		3/	ALL	0		ns
Logic input setup to K	toick		3/	01	2.0		ns
clock	- ,			02	1.4		Ī

See footnotes at end of table.

Logic input hold from K clock

Logic input setup to

Logic input hold to enable clock

enable clock

t<sub>CKDI</sub>

<sup>t</sup>ECCK

<sup>t</sup>CKEC

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95611
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 7

**3**/

3/

<u>3</u>/

02

01

02

01

02

ALL

1.6

1.2

1.0

3.8

3.2

1.0

ns

ns

ns

Test	Symbol	Conditions $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{C} \leq +125^{\circ}\text{C}$	Group A Subgroups	Device type	Li	mits	Unit
		-55°C ≤ T <sub>C</sub> ≤ +125°C unless otherwise specified			Min	Max	
Pad (package pin) to input direct	tPID	See figures 4 and 5 as applicable	3/	01		2.8	ns
		as appricable		02		2.5	
I/O clock to I/O RI input (FF)	<sup>t</sup> IKRI		3/	01		2.8	ns
	<u> </u>			02		2.5	
I/O clock to pad-input setup	t <sub>PICK</sub>		3/	01	15		пѕ
				02	14		
I/O clock to pad-input hold	<sup>t</sup> IKPI		3/	Att	0		ns
I/O propagation delay	<sup>t</sup> OKPOf		3/	01		5.5	ns
clock (OK) to pad (fast)				02		5	
I/O clock to pad-output	t <sub>OOK</sub>		3/	01	6.2		ns
setup	]			02	5.6		
I/O clock to pad-output hold	<sup>t</sup> ok <b>o</b>		3/	All	0		ns
Output (enabled fast)	topf		<i>3</i> /	01		4.1	ns
to pad				02		3.7	
Output (enabled slow)	tops		3/	01		13	ns
to pad				02		11	
Master RESET to input	tRRI		3/	01		23.8	ns
RI				02		20.2	
Master RESET to output (FF)	t <sub>RPO</sub>		3/	01		28	ns
(77)				02		24	
Bidirectional buffer delay	t <sub>BIDI</sub>		3/	01		1.4	ns
detay				02		1.2	
TBUF data input to	tio		3/	01		4.8	ns
output				02		4.5	
TBUF three-state to	ton1		3/	01		6.5	ns
output active and valid(single pull-up)				02		5.7	
(double pull-up)	ton2		3/	01		8.0	
				02		7.2	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-95611
		REVISION LEVEL	SHEET 8

# TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$	Group A Subgroups	Device type	Limits		Unit
		4.5 V $\leq$ V <sub>CC</sub> $\leq$ 5.5 V -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C unless otherwise specified		•/,	Min	Max	]
TBUF three-state to output inactive	<sup>t</sup> pus	See figures 4 and 5 as applicable	3/	01		18.3	ns
(single pull-up)		as appricable		02		16.2	
TBUF three-state to output inactive (pair	<sup>t</sup> PUF		3/	01		14.3	ns
of pull-ups)				02		13.2	

1/ Tested initially and after any design or process change that may affect this parameter and guaranteed to the limits specified in table I with the following conditions:

Global clock at 16 Mhz for device 01 and 25 MHz for device 02.

20 outputs at 5 MHz

50 outputs at 1 MHz

Alternate clock at 10 MHz

100 configurable logic blocks (CLB) at 5 MHz

150 CLBs at 1 MHz

20 horizontal long lines at 5 MHz


30 vertical long lines at 1 MHz

50 inputs at 5 MHz

10 inputs at 10 MHz

- $^{2}$ / PWRDWN transitions must occur during operational  $^{V}_{\text{CC}}$  levels.
- 3/ Parameter is not directly tested. Devices are first 100 percent functionally tested. Benchmark patterns (t<sub>B1-7</sub>) are then used to determine the compliance of this parameter. For class M only characterization data is taken at initial device testing, prior to the introduction of significant changes, and at least twice yearly to monitor correlation between benchmark patterns and this parameter.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95611
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 9







FIGURE 1. Case outline.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95611
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 10

#### Cases Y and Z (See note 6) - continued



#### NOTES:

- 1. Dimensions are in inches.
- The US government preferred system of measurement is the metric SI system. However, this item was originally
  designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units,
  the inch-pound units shall take precedence.
- 3. Packages are shipped flat as depicted
- 4. Lead dimensions call out includes lead finish.
- 5. The leads of this package style shall be protected from mechanical distortion and damage such that dimensions pertaining to relative lead/body "true positions" and lead "coplanarity" are always maintained until the next higher level package attachment process is complete. Package lead protection mechanisms (tie bars) are shown on the drawing for reference only. When microcircuit devices contained in this package style are shipped for use in Government equipment, or shipped directly to the Government as spare parts or mechanical qualification samples, lead "true position" and "coplanarity" protection shall be in place.
- 6. Case Y represents marking the device on the nonlid side of device, i.e., lid side facing down. When mounted in this position, the pin out is clockwise. Case Z represents marking the device on the lid side of the device i.e., lid side facing up. When mounted in this position, the pin out is counterclockwise.

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-95611
		REVISION LEVEL	SHEET 11

### Cases Y and Z - continued

Inches	mm	Inches	mm
.0010	0.025	.050	1.27
.001	0.03	.060	1.52
.002	0.05	.080	2.03
.004	0.10	.086	2.18
.005	0.13	.095	2.41
.008	0.20	.100	2.54
.010	0.25	.115	2.92
.012	0.30	.160	4.06
.0175	0.445	.200	5.08
.018	0.46	.645	16.38
.020	0.51	1.000	25.50
.021	0.53	1.130	28.70
.025	0.64	1.290	32.77
.030	0.76	1.500	38.10
.040	1.02	2.300	58.42
	]	2.500	63.50

NOTE: Metric equivalents are for reference only.

FIGURE 1. <u>Case outline</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-95611
		REVISION LEVEL	SHEET 12

·	T	C	ase outline X	1	<u> </u>	
Device type	ALL	Device type	Ali		Device type	ALL
Terminal number	Terminal symbol	Terminal number	Terminal symbol		Terminal number	Terminal symbol
A2 A3 A4 A5	NC NC I/O I/O	C1 C2 C3 C4	A8-I/O A9-I/O GND I/O		D15 D16 E1 E2	I/O LDC-I/O A7-I/O I/O
A6 A7 A8 A9	1/0 1/0 1/0 1/0	C5 C6 C7 C8	1/0 1/0 1/0 1/0		E3 E14 E15 E16	A10-I/0 HDC-I/0 I/0 I/0
A10 A11 A12 A13	1/0 1/0 1/0 1/0	C9 C10 C11 C12 C13	1/0 1/0 1/0 1/0 1/0		F1 F2 F3 F14 F15	I/O A12-I/O I/O I/O I/O
A14 A15 A16 B1 B2	1/0 NC NC 1/0 PWRDN	C14 C15 C16 D1	GND M2-I/O I/O A11-I/O		F16 G1 G2 G3	I/O I/O I/O I/O
83 84 85 86	1/0 1/0 1/0 1/0	D2 D3 D4 D5	1/0 VCC TCLKIN-1/0 1/0		G14 G15 G16 H1	I/O I/O I/O A6-I/O
B7 B8 B9 B10	1/0 1/0 1/0 1/0	D6 D7 D8 D9	1/0 1/0 GND VCC 1/0		H2 H3 H14	A13-1/0 V <sub>CC</sub> V <sub>CC</sub>
811 812 813 814 815	I/O I/O I/O I/O M1-RDATA M0-RTRIG	D10 D11 D12 D13	I/O I/O I/O		H15 H16 J1 J2	INIT-1/0 1/0 1/0 1/0
B15 B16	MU-RTRIG I/O	014	Vcc		J3 J14	GND

NC = no connect

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95611
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 13

## Case outline X - Continued.

Device type	ALL	Device type	ALL	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
J15 J16 K1 K2 K3 K14 K15 K16 L1 L2 L14 L15 L16 M1 M2 M15 M16 N1 N2 N3 N4 N5 N6 N7	I/O I/O A5-I/O A14-I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	N8 N9 N10 N11 N12 N13 N14 N15 N16 P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 R1	GND VCC I/O I/O I/O D7-I/O GND I/O I/O A2-I/O A0-WS-I/O VCC I/O RDY/BUSY-RCLK-I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14	CCLK DO-DIN-I/O I/O D1-I/O I/O D2-I/O CS1-I/O D4-I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O

NC = no connect

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95611
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 14

## Case outlines Y and Z

Device type	ALL	Device type	ALL	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	VCC A13-I/O A6-I/O I/O I/O I/O A12-I/O A7-I/O I/O A11-I/O A8-I/O I/O A10-I/O A9-I/O VCC GNO PURDWN TCLKIN-I/O I/O I/O I/O	29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56	1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0	57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 77 78 80 81 82 83 84	I/O I/O I/O I/O I/O I/O I/O I/O M1-RDATA GND MO-RTRIG VCC M2-I/O HDC-I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O

FIGURE 2. <u>Terminal connections</u> - Continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95611
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 15

## Case outlines Y and Z - Continued.

Device type	All	Device type	All	Device type	All
erminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105	I/O	112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137	I/O I/O I/O I/O I/O O5-I/O I/O I/O I/O I/O I/O I/O O4-I/O I/O O3-I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164	I/O I/O I/O I/O I/O I/O DO-DIN-I/O DOUT-I/O CCLK VCC GND A0-WS-I/O A1-CS2-I/O I/O I/O A2-I/O A3-I/O I/O I/O A15-I/O A16-I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95611
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 16




NOTE: Each configurable logic block includes a combinatorial logic section, two flip-flops, and program memory controlled multiplexer selection of function.

It has: five logic variable inputs: a, b, c, d, and e. a direct data input: di an enable clock: ec a clock (invertible): k an asynchronous reset: rd two outputs: x and y

FIGURE 3. Logic block diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95611
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 17

#### I/O BLOCK (IOB)



NOTE: The input/output block includes input and output storage elements and I/O options selected by configuration memory cells. A choice of two clocks is available on each die edge. The polarity of each clock line (not each flip-flop or latch) is programmable. A clock line that triggers the flip-flop on the rising edge is an active low latch enable (latch transparent) signal and vice versa. Passive pull-up can only be enable on inputs, not on outputs. All user inputs are programmed for ITL or CMOS thresholds.

FIGURE 3. Logic block diagram - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95611
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 18

GENERAL LOGIC CELL ARRAY ILCA) SHITCHING CHARACTERISTICS

PHRDHN

V<sub>CC</sub> (VALID)

NOTE: All timings except  $t_{\tau SNZ}$  and  $t_{\tau SOM}$  are measured at 1.5 V levels with 50 pF minimum output load. For input signals, rise and fall times are less than 6.0 ns, with low amplitude = 0.0 V, and high amplitude = 3.0 V.

FIGURE 4. Timing diagrams and switching characteristics.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

5962-95611

REVISION LEVEL
SHEET
19

## CONFIGURABLE LOGIC BLOCK (CLB) SWITCHING CHARACTERISTICS





FIGURE 4. Timing diagrams and switching characteristics - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95611
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		RÉVISION LEVEL	SHEET <b>20</b>




NOTE: All timings except tTSHZ and tTSON are measured at 1.5 V with 50 pF minimum load output. For input signals, rise and fall times are < 6ns, low amplitude = 0 V and high = 3 V.

t<sub>TSHZ</sub> is determined when the output shifts 10 percent (of the output voltage swing) from V<sub>OL</sub> level or V<sub>OH</sub> level. See figure 5, circuit A herein for circuit used. t<sub>TSON</sub> is measured at 0.5 V<sub>CC</sub> level with V<sub>IN</sub> = 0.0 for three-state to active high, and V<sub>IN</sub> = V<sub>CC</sub> for three-state to active low. See figure 5, circuit B herein for circuit used.


FIGURE 4. <u>Timing diagrams and switching characteristics</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95611
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET <b>21</b>

OUTPUT



Circuit A



Circuit B

FIGURE 5. Load circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95611
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET <b>22</b>

# TABLE IIA. Flectrical test requirements. 1/ 2/ 3/ 4/ 5/ 6/ 7/

Line no.	Test requirements	Subgroups (in accordance with MIL-SID-883, method 5005, table I)	(in accor	roups dance with . table III)
	, equirements	Device class M	Device class Q	Device class V
1	Interim electrical parameters (see 4.2)		1,7,9	1,7,9
2	Static burn-in (method 1015)	Required	Required	Required
3	Same as line 1			1*,7* Δ
4	Dynamic burn-in (method 1015)	Not required	Not required	Not required
5	Final electrical parameters	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9,10,	1*,2,3,7*, 8A,8B,9, 10,11
6	Group A test requirements	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10,	1,2,3,4**,7, 8A,8B,9,10,
7	Group C end-point electrical parameters	2,3,7, 8A,8B	1,2,3,7, 8A,8B	1,2,3,7, 8A,8B,9, 10,11 Δ
8	Group D end-point electrical parameters	2,3, 8A,8B	2,3, 8A,8B	2,3, 8A,8B
9	Group E end-point electrical parameters	1,7,9	1,7,9	1,7,9

<sup>1/</sup> Blank spaces indicate tests are not applicable.

TABLE IIB. Delta limits at +25°C.

Parameter 1/	Device types	
	All	
I <sub>cco</sub> standby	±300 µA	
IIL, IOL	±2 nA	

The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta  $\Delta_{\tau}$ 

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95611
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 23

<sup>2/</sup> Any or all subgroups may be combined when using high-speed testers.

<sup>3/</sup> Subgroups 7 and 8 functional tests shall verify the truth table.

<sup>\*</sup> indicates PDA applies to subgroup 1 and 7.

<sup>5/ \*\*</sup> see 4.4.1e.

 $<sup>\</sup>frac{\zeta}{2}$   $\Delta$  indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).

<sup>7/</sup> See 4.4.1d.

- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein. Delta limits shall apply only to subgroup 1 of group C inspection and shall consist of tests specified in table IIB herein.
  - 4.4.2.1 Additional criteria for device class M . Steady-state life test conditions, method 1005 of MIL-STD-883:
    - a. Test condition D. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device classes M the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
    - b.  $T_A = +125^{\circ}C$ , minimum.
    - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
- 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be M, D, L, R, F, G, and H and for device class M shall be M and D.
  - a. End-point electrical parameters shall be as specified in table IIA herein.
  - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at  $T_A = +25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ , after exposure, to the subgroups specified in table IIA herein.
  - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.5 <u>Delta measurements for device class V.</u> Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after life test perform final electrical parameter tests, subgroups 1, 7, and 9.
  - 5. PACKAGING
- Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device cta. and V or MIL-PRF-38535, appendix A for device ctass M.
  - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
  - 6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of Users</u>. Military and industrial users should inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95611
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET <b>24</b>

- Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone Comments. (513) 296-5377. 6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and as follows. PWRDWN - - - - - - - - - - - POWER-DOWN. ----- MODE 0. - - - - - - - - - - READ TRIGGER. RTRIG ----- MODE 1. M1 ---- READ DATA. **RDATA** M2 HDC - - HIGH DURING CONFIGURATION. - - - - - - - - - LOW DURING CONFIGURATION LDC ---- RESET RESET DONE ----- BCLKIN BCIKIN - - - - - - - - - - EXTERNAL CRYSTAL XTL1 - - - - - - - - - - - - EXTERNAL CRYSTAL XTL2 CCLK - - - - - - - - - - CONFIGURATION CLOCK ----- DATA OUT DOUT ----- DATA IN DIN CS1 ----- CHIP SELECT, WRITE. CS2 ₩S. RCLK RDY/BUSY- - - - - - - During peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin. TCLKIN TCLKIN INIT 00-07 ----- ADDRESS AQ-A15 - - - - - - - - - - - - - INPUT/OUTPUT(DEDICATED). 1/0 -----+5.0 V SUPPLY VOLTAGE. VCC ---- GROUND
  - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.
  - 6.7 Additional operating data.
    - a. Power on delay is  $2^{14}$  cycles from the non-master mode. This provides 11 to 33 ms of wait time.
    - b. Power on delay is  $2^{16}$  cycles for the master mode. This provides 43 to 130 ms of wait time.
    - c. Clear is 375 cycles ±25 cycles and may take as long as 250 to 750 µs.
    - d. During normal power up,  $V_{CC}$  must rise from 2.0 V to  $V_{CC}$  minimum in less than 10 ms. If this does not occur, configuration must be delayed by using RESET.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95611
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET <b>25</b>

## STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 96-03-12

Approved sources of supply for SMD 5962-95611 are listed below for immediate acquisition only and shall be added to MIL-BUL-103 during the next revision. MIL-BUL-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-EC. This bulletin is superseded by the next dated revision of MIL-BUL-103.

Standard microcircuit drawing PIN 1/	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9561101MXC	68994	XC3190A-5PG175B
5962-9561101MYC	68994	XC3190A-5CB164B
5962-9561101MZC	68994	XC3190A-5CB164B
5962-9561102MXC	68994	XC3190A-4PG175B
5962-9561102MYC	68994	XC3190A-4CB164B
5962-9561102MZC	68994	XC3190A-4CB164B

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. The device manufacturers listed herein are authorized to supply alternate lead finishes "A", "B", or "C" at their discretion. Contact the listed approved source of supply for further information.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

Vendor name and address

68994

Xilinx, Incorporated 2100 Logic Drive San Jose, CA 95124

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.