THIS REVIS	NOTICE OF REVISION (NOR) HIS REVISION DESCRIBED BELOW HAS BEEN AUTHORIZED FOR THE DOCUMENT LISTED				1. DATE (YYMMDD) 96-10-04	Form Approved OMB No. 0704-0188	
Public reporting sources, gatheric estimate or any	burden for th ng and main other aspect	is collection is estimated to taining the data needed, a of this collection of inform	o average 2 hours pend completing and reasons and Reasons	r response, including the til viewing the collection of inf sations for reducing this but 1215, lefference Davis High	me for reviewing instruction ormation. Send comment den, to Department of Del	ns, searching existing data s regarding this burden fense, Washingtion , VA 22202-4302, and to the M TO THE GOVERNMENT ORM.	2. PROCURING ACTIVITY NO.
Office of Manage PLEASE DO NO ISSUING CONT	ment and B T RETURN RACTING O	udget, Paperwork Reducti YOUR COMPLETED FOI FFICER FOR THE CONT	on Project (0704-018 RM TO EITHER OF T RACT/ PROCURING	8) Washington, DC 20503 HESE ADDRESSED, RE- ACTIVITY NUMBER LIST	TURN COMPLETED FOR ED IN ITEM 2 OF THIS FO	M TO THE GOVERNMENT ORM.	3. DODAAC
4. ORIGINA	FOR		Defense Sup	Street, City, State, Z ply Center Columbus		5. CAGE CODE 67268	6. NOR NO. 5962-R010-97
a. TYPED N. Last)	AME (Firs	t, Middle Initial,	3990 Broad S Columbus,O	Street H 43216-5000		7. CAGE CODE 67268	8. DOCUMENT NO. 5962-95610
9. TITLE OF	DOCUME	INT			10. REVISION LE	TTER	11. ECP NO.
		EMORY, DIGITAL C LITHIC SILICON	MOS, PROGRA	MMABLE LOGIC	a. CURRENT	b. NEW A	
12. CONFIG	URATION	ITEM (OR SYSTEM	M) TO WHICH E	CP APPLIES	J ₁₂		<u> </u>
13. DESCRII	PTION OF	REVISION					
	Revis Revis Rev s Revis Table	ions date column; tatus above sheet ion level block; I, footnote 3/	column; add " add "96-10-0 numbers 1 and add "A". Delete the la	d 10, add "A". st sentence of thi	is footnote and r	2-R010-97". eplace it with the f cess change which ma	
14. THIS SE	CTION FO	OR GOVERNMENT	USE ONLY				
a. (X one)	×	(1) Existing docum	nent supplement	ed by the NOR may t	pe used in manufact	ure.	· · · · · · · · · · · · · · · · · · ·
		(2) Revised docum	nent must be rec	eived before manufa	cturer may incorpora	ite this change.	
		(3) Custodian of m	aster document	shall make above re-	vision and furnish re	vised document.	
b. ACTIVITY	AUTHOR	IZED TO APPROVE	CHANGE FOR	GOVERNMENT	c. TYPED NAME	(First, Middle Initial, Last)
DSCC-VAS	<u> </u>				Ray Monnin		
d. TITLE				e. SIGNATURE			f. DATE SIGNED
Microelectr				Ray Monnin			(YYMMDD) 96-10-04
15a. ACTIVIT	Y ACCO	MPLISHING REVIS	ION	b. REVISION COM	PLETED (Signature)		c. DATE SIGNED (YYMMDD)
DSCC-VAS	DSCC-VAS Kenneth S. Rice						96-10-04


									REVIS	SIONS										
LTR						DESC	RIPTI	ON					0	ATE (YR-MO	-DA)		APP	ROVE	D
	•												•				•			
																				i
REV							<u> </u>	<u> </u>		<u> </u>		ļ			1		<u> </u>			
SHEET																				
REV																				
SHEET	15	16	17	18	19	20	21	22	23	24	25	26								
REV STATUS	3		4	RE\	7															
OF SHEETS				SHE	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PRE	PAREC	D BY		<u> </u>			<u> </u>				1	<u> </u>	1	!	.	
PMIC N/A					Kenne	eth Ric	9				DI	EFENS				S SUP O 454		ENTE	R	
STAN				CHE	CKED	BY						· · · · · ·								
MICRO			T			lowling														
DRA	WIN	1G		APP	ROVE	D BY						IRCU								
THIS DRAWIN			BLE			sel A. F	rye				TE PF ICON	ROGR	AMM	ABLE	LOG	IC AF	RAY	, MON	IOLIT	HIC
DEPAR AND AGEN	RTMEN	ITS	_	DPA		APPRO	21/41	\ATE		1										
DEPARTMEN				0.00	VVIING .)3-12	JAIE		SIZE		CAG	E COL)E	Ī					
AMSC	Ν/Δ			REV	ISION	LEVEL				4	Δ,	1	72 6			59	1 62	-956	510	
ANISC	17/											<u> </u>			1					
										SHE	EET	1		OF	2	26				
				<u> </u>						1.										

DESC FORM 193 JUL 94

<u>DISTRIBUTION STATEMENT A.</u> Approved for public release; distribution is unlimited.

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN is be as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>	<u>Togale Speed</u>
01	3142A -05	4200 gate programmable array 4200 gate programmable array	4.1 ns
02	3142A -04		3.3 ns

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

М

Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

Q or V

Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	CMGA15-84	84 <u>1</u>	/ Pin grid array package
Y	See figure 1	100	Quad flat package
Z	See figure 1	100	Quad flat package
Ü	CMGA6-132	132 <u>2</u>	/ Pin grid array package

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

1/ 84 = actual number of pins used, not maximum listed in MIL-STD-1835 2/ 132 = actual number of pins used, not maximum listed in MIL-STD-1835

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95610
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 2

1.3 Absolute maximum ratings. 3/ Voltage applied to three-state output(V_{TS}) - - - - - - - 0.5 V dc to V_{CC}^{CC} +0.5 V dc Lead temperature (soldering, 10 seconds) - - - - - -+260°C Thermal resistance, junction-to-case (θ_{JC}) : Case outline X, U - - - - - -See MIL-STD-1835 Case outlines Y, Z - - - - - - 20°C/W 4/ Junction temperature (T_J) - - - - - - - - - - - -+150°C 5/ -65°C to +150°C 1.4 Recommended operating conditions. 6/ Case operating temperature Range(T_C)- - - - - - - - --55°C to +125°C Case operating temperature kange(I_C) - - - - +4.5 V dc minimum to +5.5 V dc maximum Ground voltage (GND) - - - - - - - - - - 0 V dc 1.5 Digital logic testing for device classes Q and V. Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012)- - - - -// percent 2. APPLICABLE DOCUMENTS thereto, cited in the solicitation.

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement

SPECIFICATION

MILITARY

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

 Configuration Management. MIL-STD-973 MIL-STD-1835 - Microcircuit Case Outlines.

HAND8OOKS

MILITARY

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's).
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

 \mathcal{U} Values will be added when they become available.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95610
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 3

^{3/} Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

^{4/} When a thermal resistance for this case is specified in MIL-STD-1835 that value shall supersede the value indicated herein.

Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

 $[\]underline{6}$ / All voltage values in this drawing are with respect to V_{SS} .

2.2 <u>Non-Government publications</u>. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192-88 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103.)

ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17 - A Standardized Test Procedure for the Characterization of Latch-up in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronics Industries Association, 2500 Wilson Blvd., Arlington, va 22201.

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design construction and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Logic block diagram. The logic block diagram shall be as specified in figure 3.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95610
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 4

- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change for device class M. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-SID-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-PRF-38535, appendix A).
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Delete the sequence specified as initial (pre-burn-in) electrical parameters through interim (post-burn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
 - b. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class M the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - c. Interim and final electrical test parameters shall be as specified in table IIA herein.
- 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4.6).

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE A		5962-95610
	REVISION LEVEL	SHEET 5

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. For device class M subgroups 7, 8A and 8B tests shall consist of verifying functionality of the device. These tests form a part of the vendors test tape and shall be maintained and available upon request. For device classes Q and V subgroups 7, 8A and 8B shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's technical review board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on 5 devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC standard number 17 may be used for reference.
- e. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is five devices with no failures, and all input and output terminals tested.
- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein. Delta limits shall apply only to subgroup 1 of group C inspection and shall consist of tests specified in table IIB herein.
 - 4.4.2.1 Additional criteria for device class M . Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition D. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device classes M the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125^{\circ}C$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 <u>Additional criteria for device classes Q and V.</u> The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
- 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be M, D, L, R, F, G, and H and for device class M shall be M and D.
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = +25^{\circ}C$, after exposure, to the subgroups specified in table IIA herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.5 <u>Delta measurements for device class V.</u> Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after life test perform final electrical parameter tests, subgroups 1, 7, and 9.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95610
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 6

TABLE I. <u>Electrical performance characteristics</u>.

Test	Symbol	Conditions 4.5 V < V ₂₀ < 5.5 V	Group A Subgroups	Device type	L	imits	Unii
		4.5 V \leq V _{CC} \leq 5.5 V -55°C \leq 1°C \leq +125°C unless otherwise specified	Jubyi Juby	Cype	Min	Max	
High Level output voltage	V _{ОН}	$V_{CC} = 4.5 \text{ V}, V_{IL} = 0.8 \text{V}$ $I_{OH} = -8.0 \text{ mA}, V_{IH} = 2.0 \text{ V}$	1,2,3	ALL	3.7		V
Low level output voltage	v _{OL}	V _{CC} = 5.5 V, I _{OL} = 8.0V V _{IL} = 0.8 V, V _{IH} = 2.0 V	1,2,3	All		0.4	٧
Quiescent power supply current	I cco	CMOS inputs, V _{CC} = V _{IN} = 5.5 V	1,2,3	ALL		8	mА
Quiescent power supply current	I cco	TTL inputs, V _{CC} = V _{IN} = 5.5 V	1,2,3	ALL		14	mA
Input leakage current	IIL	V _{CC} = 5.5 V, V _{IN} = 0 V and 5.5 V	1,2,3	All	-20	20	uА
Horizontal long line, pull-up current	^I RLL	V _{CC} = 5.5 V, V _{IN} = 0 V and 5.5 V	1,2,3	ALL	0.20	4.20	mA
High level input voltage	VIHT	TTL inputs	1,2,3	Ali	2.0		٧
Low level input voltage	VILT	TTL inputs	1,2,3	All		0.8	٧
High level input voltage	VI HC	CMOS inputs	1,2,3	ALL	0.7 V _{CC}		٧
Low level input voltage	VILC	CMOS inputs	1,2,3	Alt		0.2 V _{CC}	٧
Power down (PWR DWN)voltage 2/	v _{P0}	PWR DWN = 0.0 V	1,2,3	ALL	3.5		٧
Input capacitance except XTL1 AND XTL2	CIN	See 4.4.1e	4	All		16	рF
Input capacitance XTL1 and XTL2	CIN	See 4.4.1e	4	ALL		20	pf
Output capacitance	Соцт	See 4.4.1e	4	ALL		16	pF
Functional test		See 4.4.1c	7,8A,8B	ALL			
t _{PID} + 144(t _{ILO}) + t _{OPF}	t _{B1}		9,10,11	01		669.8	ns
t + 1///t >				02		553.9	
tpID + 144(tcKo) + topF + interconnect	^t B2		9,10,11	01 02		665.9 562.6	ns
TPID + 144TOLO + TOPF +	^t 83		9,10,11	01		1126.7	ns
interconnect				02		951.4	
tpID + 24tpUS + tOPF + interconnect	t ₈₄		9,10,11	01		436	ns
THE CONTRECT		İ		02		380.1	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95610
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET

7

TABLE I. <u>Electrical performance characteristics</u> - Continued.

			· · · · · · · · · · · · · · · · · · ·				
Test	Symbol	Conditions $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{C} \leq +125^{\circ}\text{C}$	Group A Subgroups	Device type	Li	mits	Unit
		unless otherwise specified			Min	Max	
t _{PID} + 24t _{PUF} + t _{OPF} + interconnect	t ₈₅		9,10,11	01		340	ns
Title Connect	<u> </u>			02		308.1	
tpiD + 24ton1 + topf +	t _{B6}		9,10,11	01		198.4	ns
THE COMME	<u> </u>			02		173.7	
tpID + 24toN2 + topf + interconnect	t _{B7}		9,10,11	01		234.4	ns
				02		209.7	
Logic input to output (combinational)	^t ILO	See figures 4 and 5 as applicable	3/	01		4.1	ns
				02		3.3	
Reset input to output	^t RIO		3/	01		4.4	ns
				02		3.7	
Reset direct width	^t RP₩		3 ∕	01	3.8		ns
				02	3.2		
Master reset pin to CLB output (X, Y)	^t mrq		3/	01		17	ns
				02		14	
K clock input to CLB output	^t cko		3/	01		3.1	ns
				02		2.5	
Clock K to the outputs X or Y when Q is	^t aLa		3/	01		6.3	ns
return through function generators to drive X or Y				02		5.2	
K clock logic-input setup	tick		3/	01	3.1		ns
setup				02	2.5		
K clock logic-input hold	tcki		3/	All	0		ns
Logic input setup to K	t _{DICK}		3/	01	2.0		ns
clock				02	1.6		
Logic input hold from K	^t CKD I		3/	01	1.2		ns
CTOCK				02	1.0		
Logic input setup to enable clock	t _{ECCK}		3/	01	3.8		ns
CHEST CLOCK				02	3.2		
Logic input hold to enable clock	^t CKEC		3/	ALL	1.0		ns

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95610
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 8

TABLE I. <u>Electrical performance characteristics</u> - Continued.							
Test	Symbol	1				mits	Unit
		-55°C ≤ TC ≤ +125°C unless otherwise specified			Min	Max	
Pad (package pin) to	t _{PID}	See figures 4 and 5	3/	01		1.5	ns
input tockin, teckin		as applicable		02		1.3	
I/O clock to I/O RI	^t IKRI		3/	01		2.8	ns
input (FF)				02		2.5	
I/O clock to pad-input	t _{PICK}		3/	01	15	ļ	ns
setup				02	14		
I/O clock to pad-input hold	^t IKPI		3/	All	0		ns
I/O propagation delay	^t OKPOF		3/	01		5.5	ns
clock (OK) to pad (fast)	J			02		5	
I/O clock to pad-output	t _{OOK}		3/	01	6.2		ns
setup				02	5.6		
I/O clock to pad-output hold	^t oko		3/	ALL	0		ns
Output (enabled fast)	^t opf		3/	01		4.1	ns
to pad				02		3.7	
Output (enabled slow)	t _{OPS}		3/	01		13	ns
to pad				02		11	
Master RESET to input	t _{RRI}		3/	01		20.1	ns
K I				02		17.1	
Master RESET to output (FF)	^t RPO		3 <i>/</i>	01		24	ns
(11)				02		20	
Bidirectional buffer delay	tBIDI		3/	01		1.4	ns
Geray				02		1.2	
TBUF data input to output	t _{io}		3/	01		4.1	ns
				02		3.8	·
TBUF three-state to output active and	t _{ON1}		3/	01		5.7	ns
valid(single pull-up)				02		4.9	,
(double pull-up)	ton2		3/	01		7.2	
				02		6.4	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95610
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 9

TABLE 1. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions	Group A Device Subgroups type		Limits		Unit
		4.5 V \leq V _{CC} \leq 5.5 V -55°C \leq T _C \leq +125°C unless otherwise specified	Subgroups	Суре	Min	Max	
TBUF three-state to	t _{PUS}	See figures 4 and 5	3/	01		15.6	ns
output inactive (single pull-up)		as applicable		02		13.5	
TBUF three-state to	t _{PUF}		3/	01		11.6	ns
output inactive (pair of pull-ups)				02		10.5	

 ${f 1}'$ Tested initially and after any design or process change that may affect this parameter and guaranteed to the limits specified in table I with the following conditions:

Global clock at 16 Mhz for device 01 and 25 MHz for device 02.

20 outputs at 5 MHz

50 outputs at 1 MHz

Alternate clock at 10 MHz

100 configurable logic blocks (CLB) at 5 MHz

150 CLBs at 1 MHz

20 horizontal long lines at 5 MHz

30 vertical long lines at 1 MHz


50 inputs at 5 MHz

10 inputs at 10 MHz

- 2/ PWRDWN transitions must occur during operational V_{CC} levels.
- Parameter is not directly tested. Devices are first 100 percent functionally tested. Benchmark patterns (t_{B1-7}) are then used to determine the compliance of this parameter. For class M only characterization data is taken at initial device testing, prior to the introduction of significant changes, and at least twice yearly to monitor correlation between benchmark patterns and this parameter.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE A		5962-95610
	REVISION LEVEL	SHEET 10




NOTES:

- Top side mark location, product mark is located on the nonlid side of package; i.e., lid side facing down.
 When mounted in this position, the pin out is clockwise
- 2. Dimensions are in inches.
- 3. The US government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.
- Pin 1 identifier location. Pin 1 is the middle pin on the side with center justified identifier mark.
 May be a notch, dot, or triangle.
- 5. The leads of this package style shall be protected from mechanical distortion and damage such that dimensions pertaining to relative lead/body "true positions" and lead "coplanarity" are always maintained until the next higher level package attachment process is complete. Package lead protection mechanisms (tie bars) are shown on the drawing for reference only. When microcircuit devices contained in this package style are shipped for use in Government equipment, or shipped directly to the Government as spare parts or mechanical qualification samples, lead "true position" and "coplanarity" protection shall be in place.

FIGURE 1. Case outline.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95610
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 11



Inches	mm	Inches	min
.002	0.05	.025	0.64
.006	0.15	.028	0.71
.008	0.20	.030	0.76
.009	0.23	.090	2.29
.010	0.25	.120	3.05
.020	0.51	.600	15.24
.022	0.56	. <i>7</i> 50	19.05
		2.550	64.77

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95610
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 12




NOTES:

- 1. Top side mark location, product mark is located on the lid side of package; i.e., lid side facing up. When mounted in this position, the pin out is counterclockwise
- 2. Dimensions are in inches.
- 3. The US goverment preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.
- 4. Pin 1 identifier location. Pin 1 is the middle pin on the side with center justified identifier mark. May be a notch, dot, or triangle.
- 5. The leads of this package style shall be protected from mechanical distortion and damage such that dimensions pertaining to relative lead/body "true positions" and lead "coplanarity" are always maintained until the next higher level package attachment process is complete. Package lead protection mechanisms (tie bars) are shown on the drawing for reference only. When microcircuit devices contained in this package style are shipped for use in Government equipment, or shipped directly to the Government as spare parts or mechanical qualification samples, lead "true position" and "coplanarity" protection shall be in place.

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95610
		REVISION LEVEL	SHEET 13



Inches	mm	Inches	am
-002	0.05	.025	0.64
.006	0.15	.028	0.71
.008	0.20	.030	0.76
.009	0.23	.090	2.29
.010	0.25	.120	3.05
.020	0.51	.600	15.24
-022	0.56	.750	19.05
		2.550	64.77

FIGURE 1. <u>Case outline</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95610
		REVISION LEVEL	SHEET 14

			Case outline X		T
Device type	ALL	Device type	All	Device type	ALL
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminat number	Terminal symbol
A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 C1 C2 C3 C5 C7 C10 C11 D1	A9-I/O A8-I/O A11-I/O I/O A6-I/O A13-I/O A14-I/O I/O A3-I/O A2-I/O CCLK I/O PWRDWN A10-I/O I/O A12-I/O A15-I/O A4-I/O I/O CS2-A1-I/O WS-A0-I/O DIN-D0-I/O I/O TCLKIN-I/O INDEX PIN A7-I/O GND A5-I/O DOUT-I/O RCLK-I/O I/O I/O	D10 D11 E1 E2 E3 E9 E10 E11 F1 F2 F3 F9 F10 G1 G2 G3 G9 G10 G11 H1 H2 H10 H11 J1 J2 J5 J6 J7 J10 J11 K1	WRT-D1-I/O I/O I/O I/O I/O I/O I/O I/O I/O O2-I/O CS1-I/O I/O I/O VCC VCC D5-I/O D3-I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	K2 K3 K4 K5 K6 K7 K8 K9 K10 K11 L1 L2 L3 L4 L5 L6 L7 L8 L9 L10 L11	M2-I/O HDC-I/O I/O INIT-I/O I/O I/O I/O I/O MASTER RESET D7-I/O MO-RTRIG I/O I/O I/O I/O I/O I/O I/O I/O

FIGURE 2. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95610
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 15

Case outline Y and Z

1.2

	T			7		
Device type	All	Device type	ALL		Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	1 3	rminal number	Terminal symbol
1 2 3 4 5 6 7 8 9 10 111 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34	GND A13 A6 A12 A7 I/O I/O A11 A8 A10 A9 VCC GND PWRDWN TCLKIN-I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67	I/O I/O M1-RDATA GND MO-TRIG VCC M2 HDC I/O LDC I/O	68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100		06-1/0 1/0 1/0 1/0 1/0 05-1/0 05-1/0 04-1/0 1/0 05-1/0 05-1/0 05-1/0 05-1/0 01-1/0 01-1/0 01-1/0 001-1/0

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95610
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 16


Case outline U

Device type	ALL	Device type	ALL	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 B1 B1 B1 B1 B1 B1 C1 C2 C3 C4 C7 C7 C7 C1 C1 C1 C1 C1 C1 C1 C1 C1 C1 C1 C1 C1	PWRDWN NC NC I/O I/O I/O I/O I/O I/O I/O I/O I/O NC NC NC NC MO-RT A10-I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	D3 D12 D13 D14 E1 E2 E3 E12 E13 E14 F1 F2 F3 F12 F13 F14 G1 G2 G3 G12 G13 G14 H1 H2 H3 H12 H13 H14 J1 J2 J13 J14 K1 L2 K13 K14 L1 L2 L3	VCC VCC 1/O LDC-1/O A7-1/O 1/O 1/O 1/O NC A12-1/O 1/O 1/O 1/O 1/O A6-1/O A13-1/O VCC VCC TNIT-1/O A5-1/O GND GND GND 1/O 1/O 1/O 1/O A4-1/O A4-1/O 1/O 1/O NC A4-1/O 1/O NC A4-1/O A3-1/O NC A4-1/O 1/O 1/O 1/O 1/O A3-1/O	L13 L14 M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11 M12 M13 M14 N1 N2 N3 N4 N5 N6 N7 N8 N9 N10 N11 N12 N13 N14 P1 P2 P3 P4 P6 P7 P8 P9 P10 P11 P12 P13	I/O NC I/O AD-W5-I/O DOUT-I/O VCC D1-I/O D2-I/O GND VCC D7-I/O XTAL2-I/O I/O A1-CS2-I/O DIN-D0-I/O I/O NC D3-I/O CSO-I/O I/O D00E-PG I/O CCLK I/O CST-I/O I/O NC I/O

NC = no connect

FIGURE 2. Terminal connections - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95610
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 17



NOTE: Each configurable logic block includes a combinatorial logic section, two flip-flops, and program memory controlled multiplexer selection of function.


It has: five logic variable inputs: a, b, c, d, and e.

a direct data input: di an enable clock: ec a clock (invertible): k an asynchronous reset: rd two outputs: x and y

FIGURE 3. Logic block diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95610
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 18

I/O BLOCK (IOB)




NOTE: The input/output block includes input and output storage elements and I/O options selected by configuration memory cells. A choice of two clocks is available on each die edge. The polarity of each clock line (not each flip-flop or latch) is programmable. A clock line that triggers the flip-flop on the rising edge is an active low latch enable (latch transparent) signal and vice versa. Passive pull-up can only be enable on inputs, not on outputs. All user inputs are programmed for ITL or CMOS thresholds.

FIGURE 3. Logic block diagram - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95610
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 19

GENERAL LOGIC CELL ARRAY (LCA) SHITCHING CHARACTERISTICS



NOTE: All timings except t_{TSHZ} and t_{TSON} are measured at 1.5 V levels with 50 pF minimum output load. For input signals, rise and fall times are less than 6.0 ns, with low amplitude = 0.0 V, and high amplitude = 3.0 V.

FIGURE 4. Timing diagrams and switching characteristics.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95610
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 20

CONFIGURABLE LOGIC BLOCK (CLB) SWITCHING CHARACTERISTICS





FIGURE 4. <u>Timing diagrams and switching characteristics</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-95610
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 21







NOTE: All timings except tTSHZ and tTSON are measured at 1.5 V with 50 pF minimum load output. For input signals, rise and fall times are ς 6ns, low amplitude = 0 V and high = 3 V. t_{TSHZ} is determined when the output shifts 10 percent (of the output voltage swing) from V_{OL} level or V_{OH} level. See figure 5, circuit A herein for circuit used. t_{TSON} is measured at 0.5 V_{CC} level with V_{IN} = 0.0 for three-state to active high, and V_{IN} = V_{CC} for three-state to active low. See figure 5, circuit 8 herein for circuit used.

FIGURE 4. Timing diagrams and switching characteristics - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95610
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 22



Circuit A



Circuit B

FIGURE 5. Load circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95610
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 23

TABLE IIA. Electrical test requirements. 1/ 2/ 3/ 4/ 5/ 6/ 1/

Line	Test	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-I-38535, table III)		
no.	requirements	Device class M	Device class Q	Device class V	
1	Interim electrical parameters (see 4.2)		1,7,9	1,7,9	
2	Static burn-in (method 1015)	Required	Required	Required	
3	Same as line 1			1*,7* A	
4	Dynamic burn-in (method 1015)	Not required	Not required	Not required	
5	Final electrical parameters	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9,10,	1*,2,3,7*, 8A,8B,9, 10,11	
6	Group A test requirements	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10,	1,2,3,4**,7, 8A,8B,9,10,	
7	Group C end-point electrical parameters	2,3,7, 8A,8B	1,2,3,7, 8A,8B	1,2,3,7, 8A,8B,9, 10,11 Δ	
8	Group D end-point electrical parameters	2,3, 8A,8B	2,3, 8A,8B	2,3, 8A,8B	
9	Group E end-point electrical parameters	1,7,9	1,7,9	1,7,9	

Blank spaces indicate tests are not applicable.

Z/ See 4.4.1d.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95610
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 24

^{2/} Any or all subgroups may be combined when using high-speed testers.

 $[\]overline{y}$ Subgroups 7 and 8 functional tests shall verify the truth table.

^{/ *} indicates PDA applies to subgroup 1 and 7.

^{5/ **} see 4.4.1e.

Δ indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).

TABLE IIB. Delta limits at +25°C.

Parameter 1/	Device types		
	ALL		
I _{CCO} standby	±300 µA		
III, IOI	±2 nA		

The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta A.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 <u>Substitutability</u>. Device class @ devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-5377.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and as follows.

PURDUN	FOWER-SUMM.
MO	
RTRIG	
M1	MODE 1.
RDATA	
M2	T T T T T T T T T T T T T T T T T T T
HDC	HIGH DURING CONFIGURATION
LDC	LOW DURING CONFIGURATION
RESET	RESET
DONE	
PG	PROGRAM
BCLKIN	TTTTTTTTTTTTTTTTTTTTTT
XTL1	EXTERNAL CRYSTAL
XTL2	EXTERNAL CRYSTAL
CCLK	CONFIGURATION CLOCK
DOUT	DATA OUT
DIN	T T T T T T T T T T T T T T T T T T T
CSO	TOTAL
CS1	CHIP SELECT, WRITE.
CS2	CHIP SELECT, WRITE.
WS	CHIP SELECT, WRITE.
RCLK	THE SELECT, WRITE.
	READ CEUCK.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SURPLY OFFITTE	SIZE A		5962-95610
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 25

6.5 Abbreviations, symbols, and definitions Conti

															During peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin.
TCLKIN	-	•			 •	-	-	•	-	•	-	-	•	-	TCLKIN
INIT	-	-			 	-	•	-	•	-	•	-	-	 -	INITIALIZE
DO-D7	-	_	-		 	-	-	-	-	-	-	-	-	-	DATA
A0-A15	-	-	-		 	 -	•	-	-	•	•	-	-	-	ADDRESS
1/0															INPUT/OUTPUT(DEDICATED).
	-	-				 -	-	-		-	-	-	-	-	+5.0 V SUPPLY VOLTAGE.
V _{CC} GND	-		-	-		 -	-	-	-	-	-	-	-	-	GROUND

6.6 Sources of supply.

- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

6.7 Additional operating data.

- a. Power on delay is 2^{14} cycles from the non-master mode. This provides 11 to 33 ms of wait time.
- b. Power on delay is 2^{16} cycles for the master mode. This provides 43 to 130 ms of wait time.
- c. Clear is 375 cycles ± 25 cycles and may take as long as 250 to 750 μ s.
- d. During normal power up, V_{CC} must rise from 2.0 V to V_{CC} minimum in less than 10 ms. If this does not occur, configuration must be delayed by using RESET.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95610
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 26

STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 96-03-12

Approved sources of supply for SMD 5962-95610 are listed below for immediate acquisition only and shall be added to MIL-BUL-103 during the next revision. MIL-BUL-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-EC. This bulletin is superseded by the next dated revision of MIL-BUL-103.

Standard	Vendor	Vendor
microcircuit	CAGE	similar
drawing PIN 1/	number	PIN 2/
5962-9561001MXC	68994	XC3142A-5PG848
5962-9561001MUC	68994	XC3142A-5PG132B
5962-9561001MYC	68994	XC3142A-5CB100B
5962-9561001MZC	68994	XC3142A-5CB100B
5962-9561002MXC	68994	XC3142A-4PG84B
5962-9561002MUC	68994	XC3142A-4PG132B
5962-9561002MYC	68994	XC3142A-4CB100B
5962-9561002MZC	68994	XC3142A-4CB100B

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. The device manufacturers listed herein are authorized to supply alternate lead finishes "A", "B", or "C" at their discretion. Contact the listed approved source of supply for further information.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE

Vendor name and address

68994

Xilinx, Incorporated 2100 Logic Drive San Jose, CA 95124

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.