THIS REVIS	ION DES		OF REVISION AUTO	• •	DOCUMENT LISTED	1. DATE (YYMMDD) 96-10-04	Form Approved OMB No. 0704-0188
Public reporting sources, gatheric estimate or any dispersions of the second se	burden for thing and maint other aspect	is collection is estimated aining the data needed, a of this collection of informa- torate for Information Op	to average 2 hours p and completing and r nation, including sugg erations and Reports	er response, including the eviewing the collection of injections for reducing this bit 1215 Jefferson Davis His	time for reviewing instruction information. Send comments urden, to Department of Def	ns, searching existing data s regarding this burden ense, Washingtion , VA 22202-4302, and to the M TO THE GOVERNMENT DRM.	2. PROCURING ACTIVITY NO.
Office of Manage PLEASE DO NO ISSUING CONT	ment and Bu T RETURN RACTING O	idget, Paperwork Reduct YOUR COMPLETED FO FFICER FOR THE CON	tion Project (0704-01 RM TO EITHER OF TRACT/ PROCURIN	89), Washington, DC 2050 THESE ADDRESSED, RI G ACTIVITY NUMBER LIS	3. ETURN COMPLETED FORI ITED IN ITEM 2 OF THIS FO	M TO THE GOVERNMENT DRM.	3. DODAAC
4. ORIGINAT	OR		Defense Su	(Street, City, State, pply Center Columbu		5. CAGE CODE 67268	6. NOR NO. 5962-R009-97
a. TYPED N/ Last)	AME (Firs	t, Middle Initial,	3990 Broad Columbus,C	Street OH 43216-5000		7. CAGE CODE 67268	8. DOCUMENT NO. 5962-94730
9. TITLE OF					10. REVISION LE	ΠER	11. ECP NO.
		MORY, DIGITAL C LITHIC SILICON	CMOS, PROGRA	AMMABLE LOGIC	a. CURRENT B	b. NEW C	
12. CONFIGI	JRATION	ITEM (OR SYSTE	M) TO WHICH E	CP APPLIES	* 		*
13. DESCRI	TION OF	REVISION					
Sheet 1:	Revisi Revisi Rev st	ons date column;	column; add " ; add "96-10-0 t number 1 del	4". ete "B", and add	dance with NOR 5962	2-R009-97". eet number 15, add '	'C".
Sheet 15:		cterization data				eplace it with the d cess change which ma	
	•	on level block;	add "C".				
						e e	
					·		
14. THIS SE	CTION FO	R GOVERNMENT	USE ONLY				
a. (X one)	х	(1) Existing docur	nent supplemen	ted by the NOR may	be used in manufactu	ıre.	
		(2) Revised docur	ment must be re	ceived before manuf	acturer may incorpora	te this change.	
		(3) Custodian of n	naster documen	t shall make above r	evision and furnish rev	vised document.	
b. ACTIVITY	AUTHOR	IZED TO APPROV	E CHANGE FO	RGOVERNMENT	c. TYPED NAME (First, Middle Initial, Las	t)
DSCC-VAS	;				Ray Monnin		
d. TITLE				e. SIGNATURE			f. DATE SIGNED
Microelectr	onics Tea	m Chief		Ray Monnin			(YYMMDD) 96-10-04
15a. ACTIVIT	Y ACCO	MPLISHING REVIS	SION	b. REVISION COM	MPLETED (Signature)		c. DATE SIGNED
DSCC-VAS	.			Kenneth S. Rice			(YYMMDD) 96-10-04

THIS REVIS	SION DES		OF REVISION AS BEEN AUTH	ON (NOR) IORIZED FOR THE D	OCUMENT LISTED.	1. DATE (YYMMDD) 95-08-25	Form Approved OMB No. 0704-0188
Public reporting to gathering and ma aspect of this coll for Information (ourden for this nintaining the d ection of infort Operations are	collection is estimated to a data needed, and completi mation, including suggesti of Reports, 1215 Jefferso	average 2 hours per reing and reviewing the ons for reducing this on Davis Highway. Su	esponse, including the time for collection of information. Ser burden, to Department of D site 1204. Adjugton, VA 22	r reviewing instructions, sea d comments regarding this efense, Washingtion Heado 02-4302, and to the Office	arching existing data sources, burden estimate or any other luarters Services. Directorate of Management and Budget, RM TO THE GOVERNMENT RM.	2. PROCURING ACTIVITY NO.
Paperwork Redu PLEASE DO NO ISSUING CONT	iction Project OT RETURN RACTING OF	(0704-0188), Washington YOUR COMPLETED FO FICER FOR THE CONT	n, DC 20503. DRM TO EITHER OF RACT/ PROCURING	THESE ADDRESSED. R ACTIVITY NUMBER LIST	ETURN COMPLETED FOR ED IN ITEM 2 OF THIS FO	RM TO THE GOVERNMENT RM.	3. DODAAC
4. ORIGINAT	TOR		Ì	(Street, City, State, Zi	p Code)	5. CAGE CODE 67268	6. NOR NO. 5962-R186-95
a. TYPED NA Last) Defense Elec	·	, <i>Middle Initial</i> , upply Center	1507 Wilmin Dayton, OH			7. CAGE CODE 67268	8. DOCUMENT NO. 5962-94730
	CUIT, ME	MORY, DIGITAL,	CMOS, PROGR	AMMABLE LOGIC	10. REVISION LET	TER	11. ECP NO.
ARRAY, MC	NOLTHI	SILICON			a. CURRENT A	b. NEW B	N/A
12. CONFIGI All	URATION	ITEM (OR SYSTEM	M) TO WHICH E	CP APPLIES			
13. DESCRIP	PTION OF	REVISION					
Sheet 1:	Revisi	ons ltr column;	add "B".				
	Revisi Revisi	ons description ons date column;	column; add "6 add "95-08-2	Changes in accorda 5".	nce with NOR 5962	-R186-95".	
	Revisi	on level block;	change from "	A" to "B".	main de la c		
	KeV St	atus or sneets;	for sneet 1,	change from "A" to	"B". For sheet	6, add "B".	
Sheet 21	: For c	ase outline X, t ion level block:	erminal numbe	r K15 change termi	nal symbol from I	/O to GND.	
	REVIS	ion tevet block;	aud "B".				
14. THIS SEC	CTION FO	R GOVERNMENT	USE ONLY				
a. (X one)	X	(1) Existing docum	nent supplement	ed by the NOR may t	e used in manufactu	re.	
		(2) Revised docum	nent must be rec	eived before manufac	cturer may incorporate	e this change.	
		(3) Custodian of m	aster document	shall make above rev	vision and furnish rev	sed document.	
b. ACTIVITY	AUTHOR	ZED TO APPROVE	CHANGE FOR	RGOVERNMENT	c. TYPED NAME (F	irst, Middle Initial, Last)
DESC-ELD	s				Michael A. Frye		
d. TITLE				e. SIGNATURE			f. DATE SIGNED
Chief, Micro				Michael A. Frye			(YYMMDD) 95-08-25
15a. ACTIVIT	TY ACCOM	MPLISHING REVIS	ION	b. REVISION COM	PLETED (Signature)		c. DATE SIGNED
DESC-ELD	s			Kenneth Rice			(YYMMDD) 95-08-25

	EVISION (NOR)		1. DATE (YYMMDD) 95-06-16	Form Approved OMB No. 0704-0188
This revision described below has been	authorized for the document	listed.		
Public reporting burden for this collect the time for reviewing instructions, se data needed, and completing and reviewing this burden estimate or any other aspec	tion is estimated to average arching existing data source ng the collection of information before a lection of this collection of information before a lection	e 2 hours per respes, gathering and ation. Send comme promation, including additional services.	onse, including maintaining the nts regarding g suggestions s. Directorate	2. PROCURING ACTIVITY NO.
Public reporting burden for this collect the time for reviewing instructions, see data needed, and completing and reviewing this burden estimate or any other aspect for reducing this burden, to Department for Information Operations and Reports, 22202-4302, and to the Office of Manage Washington, DC 20503. PLEASE DO NOT RE RETURN COMPLETED FORM TO THE GOVERNMENT ACTIVITY NUMBER LISTED IN ITEM 2 OF THI	1215 Jefferson Davis Highwa ment and Budget, Paperwork I TURN YOUR COMPLETED FORM TO ISSUING CONTRACTING OFFICE S FORM.	y, Suite 1204, Ar Reduction Project EITHER OF THESE A FOR THE CONTRACT	Lington, VA (0704-0188), DDRESSED. / PROCURING	3. DODAAC
4. ORIGINATOR	b. ADDRESS (Street, City,		5. CAGE CODE 67268	6. NOR NO. 5962-R156-95
a. TYPED NAME (First, Middle Initial, Last)	1507 Wilmington Pike Dayton, OH 45444-5270		7. CAGE CODE 67268	8. DOCUMENT NO.
Defense Electronics Supply Center		·		5962-94730
9. TITLE OF DOCUMENT		10. REVISION LET	TTER	11. ECP NO.
MICROCIRCUIT, MEMORY, DIGITAL, CMOS, F MONOLITHIC SILICON	PROGRAMMABLE LOGIC ARRAY,	a. CURRENT	b. NEW A	
12. CONFIGURATION ITEM (OR SYSTEM) TO	HICH ECP APPLIES			
13. DESCRIPTION OF REVISION				
15. DESCRIPTION OF REVISION				
Sheet 1: Revisions Ltr column; add	"A".			
Revisions description col	umn; add "Changes in accorda	nce with NOR 5962-	-R156-95".	
Revisions date column; ad				
Revision level block; add Rev status of sheets; For				
Rev Status of Sheets, For	silects 1,0, add A .			
Sheet 6: Input capacitance C _{IN} ch	ange the max column from 15	to 16.		
Revision level block; "add	"A".			
-				
				1
14. THIS SECTION FOR GOVERNMENT USE ON	LY			
		NOD may be used		
a. (X one) X (1) Existing	document supplemented by the			
a. (X one) X (1) Existing				nis change.
a. (X one) X (1) Existing (2) Revised d	document supplemented by the	ore manufacturer	may incorporate th	
a. (X one) X (1) Existing (2) Revised d (3) Custodian	document supplemented by the ocument must be received before of master document shall material materials.	ore manufacturer	may incorporate the	ed document.
a. (X one) X (1) Existing (2) Revised d	document supplemented by the ocument must be received before of master document shall material materials.	ore manufacturer	may incorporate th	ed document.
a. (X one) X (1) Existing (2) Revised d (3) Custodian b. ACTIVITY AUTHORIZED TO APPROVE CHAN	document supplemented by the ocument must be received before of master document shall material materials.	ore manufacturer	may incorporate the and furnish revise First, Middle Ini	ed document.
a. (X one) X (1) Existing (2) Revised d (3) Custodian b. ACTIVITY AUTHORIZED TO APPROVE CHAN	document supplemented by the ocument must be received bef of master document shall ma	ore manufacturer ske above revision c. TYPED NAME (may incorporate the and furnish revis First, Middle Ini	ed document.
a. (X one) X (1) Existing (2) Revised d (3) Custodian b. ACTIVITY AUTHORIZED TO APPROVE CHAN	document supplemented by the ocument must be received before of master document shall material materials.	ore manufacturer ske above revision c. TYPED NAME (may incorporate the and furnish revise First, Middle Ini	ed document.
a. (X one) X (1) Existing (2) Revised d (3) Custodian b. ACTIVITY AUTHORIZED TO APPROVE CHAN	document supplemented by the ocument must be received bef of master document shall ma	ore manufacturer ske above revision c. TYPED NAME (may incorporate the and furnish revise First, Middle Initice f. DATE SIGNED	ed document.

DESC-ELDS

Kenneth S. Rice

95-06-16

								RE	VISI	ons		T	**					· · · · · · · · · · · · · · · · · · ·	· ·	
LTR					DE	ESCRI	PTIO	N					D/	ATE (YR-MO-	DA)		APPRO	OVED	
REV		· · · · · · · · · · · · · · · · · · ·		Γ]			
SHEET																				
	35	36			ļ															
REV SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34
REV STATOF SHEET:	S		·	1	V IEET	BY	1	2	3	4	5	6	7	8	9	10	11	12	13	14
STA MICRO	NDAI	rius	•	CHEC	KED BY	Y							OAYTO	ON, C	OHIO	454	44			~
THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE APPROVED BY Michael Frye			PR	CROC OGRA LICC	MMA.	UIT, BLE	ME LOG	MOR	ARRA	Y, 1	AL, MONO	LIT	ic							
AMSC N/A				-	9	4-11-2	L DATE		· · · · · · · · · · · · · · · · · · ·	SIZE CAGE CODE 5962-94730 A 67268				· · · · · · · · · · · · · · · · · · ·						
				REV.	ISION	LEVEL		1 .			EET 1	<u> </u>)F	36				


DESC FORM 193

JUL 94

<u>DISTRIBUTION STATEMENT A.</u> Approved for public release; distribution is unlimited.

1. SCOPE

- 1.1 Scope. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q and M) and space application (device class V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883; "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device class M RHA marked devices shall meet the MIL-I-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 Device type(s). The device type(s) shall identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>	Access time
01	4013-10	13000 gate programmable array	10 ns
02	4013-6	13000 gate programmable array	6 ns

1.2.2 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class Device requirements documentation

Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883

Q or V Certification and qualification to MIL-I-38535

1.2.4 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	Terminals	Package style
X	CHGA10-P223	223	Pin grid array package
, Y	see figure 1	228	Quad flat package
Z	see figure 1	228	Quad flat package

1.2.4 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94730
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 2

1.3 Absolute maximum ratings. 1/2/ +150°C 3/ +260°C Lead temperature (soldering, 10 seconds) -65°C to +150°C 1.4 Recommended operating conditions. Supply voltage relative to ground (V_{CC}) +4.5 V dc minimum to +5.5 V dc maximum) 2.0 V dc to V_{CC} 0 V dc to 0.8 V dc Case operating temperature range (T_C) -55°C to +125°C 1.5 Digital logic testing for device classes Q and V. Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012) 4/ percent 2. APPLICABLE DOCUMENTS 2.1 <u>Government specification, standards, bulletin, and handbook</u>. Unless otherwise specified, the following specification, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein. SPECIFICATION MILITARY MIL-1-38535 - Integrated Circuits, Manufacturing, General Specification for. **STANDARDS MILITARY** MIL-STD-883 - Test Methods and Procedures for Microelectronics. MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines. BULLETIN MILITARY MIL-BUL-103 - List of Standardized Military Drawings (SMD's). HANDBOOK MILITARY MIL-HDBK-780 - Standardized Military Drawings. (Copies of the specifications, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.) Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. 2/ All voltage values in this drawing are with respect to V_{SS}.
3/ Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883. 4/ Values will be added when they become available. 5962-94730 SIZE **STANDARD** MICROCIRCUIT DRAWING A DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SHEET REVISION LEVEL 3

2.2 Non-government publications. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicition.

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192-88 - Standard guide for the measurement of single event phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103.)

ELECTRONIC INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17 - A Standardized Test Procedure for the Characterization of Latch-up in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronics Industries Association, 2001 Pennsyvania Street, N.W., Washington D.C. 20006.)

(Non-government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V and herein.
 - 3.2.1 Case outline. The case outline shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Radiation exposure circuit. The radiation exposure circuit will be provided when RHA product becomes available.
 - 3.2.4 Logic block diagram. The logic block diagram shall be as specified on figure 2.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-I-38535.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94730
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 4

- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.2 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-I-38535, appendix A).

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein). For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 and the device manufacturer's QM plan.
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Delete the sequence specified as initial (preburn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
- b. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class M, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- c. Interim and final electrical parameters shall be as specified in table II herein.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94730
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 5

	,	TABLE I. Electrical performa	nce characte	ristics.	T		
Test	Symbol	Conditions $4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C}$ unless otherwise specified	Group A subgroups	Device type		imits	Unit
		unless otherwise specified			Min	Max	
High level output voltage	v _{ОН}	V _{CC} = 4.5 V, I _{OH} = -4.0 mA	1,2,3	All	2.4		V
Low level output voltage <u>1</u> /	v _{OL}	V _{CC} = 5.5 V, I _{OL} = 4.0 mA,	1,2,3	All	:	0.4	V
Quiescent LCA supply current <u>2</u> /	Icco	v _{CC} = v _{IN} = 5.5 v	1,2,3	All		50	mA
Input leakage current	IIL	V _{IN} = 0 V and 5.5 V, V _{CC} = 5.5 V	1,2,3	All	-10	+10	μΑ
Pad pull-up current (when selected)	^I RIN	v _{IN} = 0 v	1,2,3	ALL		0.5	mA
Horizontal long line pull-up current (When selected)	I _{RLL}	At logic low	1,2,3	ALL		5.0	mA
Input capacitance	CIN	See 4.4.1e	4,5,6	All		15	pF
Functional test	FT	See 4.4.1c	7,8A,8B	All			
Interconnect +	t _{B1}		9,10,11	01		321.5	ns
tPID + tOPS + tILO				02		199	1
Interconnect +	t _{B2}		9,10,11	01		278.5	ns
t _{PID} + t _{HHO} + t _{OPS}		`		02		225.6	1
Interconnect +	t _{B3}	1	9,10,11	01		417.5	ns
tpID + toPS + tIHO				02		247	7
Interconnect +	t _{B4}		9,10,11	01		446.4	ns
t _{PID} + t _{OPS} + t _{RIO}				02		274	
Interconnect +	t _{B5}		9,10,11	01		22.6	ns
tcko + tICK + tCKI				02		12.6	
Interconnect +	t _{B6}]	9,10,11	01		20.7	ns
tcKO + tHHCK + tCKHH				02		13.6	
THE CONTICUL T	t _{B7}		9,10,11	01		26.6	ns
tcKO + tIHCK + tcKIH				02		14.6	

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94730
DAYTON, OHIO 45444	·	REVISION LEVEL	SHEET 6

Test	Symbol	Conditions $4.5 V \leq V_{cc} \leq 5.5 V$	Group A subgroups	Device type	Li	mits	Unit
		4.5 $V \le V_{CC} \le 5.5 V$ -55°C \le T_C \le +125°C unless otherwise specified	3		Min	Max	
Interconnect +	t _{B8}		9,10,11	01		18.7	ns
tcko ^{+ t} dick ⁺	50			02		10.6	
^t CKDI Interconnect +	t _{B9}		9,10,11	01	· · · · · · · · · · · · · · · · · · ·	23.6	ns
^t ско	-B9		i.	02		13.6	
+ TECCK + TCKEC	•		9,10,11	01		477.1	ns
Interconnect + tpiD + tops + topcy + tsum -	^t B10		,,,,,,,	02		355.8	
TOPCY SUM							
Interconnect +	^t B11		9,10,11	01		548	ns
term tops tops tops tops tops				02		380.9	
t _{BYP} Interconnect +	t _{B12}		9,10,11	01		271.7	ns
tpip + tops +	812			02		207.3	
tINCY + tSUM Interconnect +	+		9,10,11	01		108.9	ns .
tern + tops +	^t B13						
tincy + tsum + t _{BYP}				02		78.6	La
WIDE DECODER SWITCHI	NG CHARAC			1	1	T 95	ns
Full length, both pull-ups inputs from IOB I-pins	TWAF	See figures 3 and 4 as applicable. 3/	4/	ALL		15	115
Full length, both pull-ups inputs from internal logic	TWAFL		4/	ALL		18	ns
Haif length, one pull-up inputs from IOB I-pins	TWAO		4/	ALL		15	ns.
Half length, one pull-up inputs from internal logic	TWAOL		4/	ALL		18	ns
CLB SWITCHING CHARA	CTERISTICS						γ
Combinatorial	TILO	See figures 3 and 4,	<u>5</u> /	01		10	ns .
<pre>delay F/G inputs to X/Y outputs</pre>		as applicable.		02		6	
Combinatorial delay F/G inputs	TIHO		<u>5</u> /	01		14	ns
via H' to X/Y outputs				02		8	
Combinatorial delay C inputs	Тнно		5/	01		8	ns
via H' to X/Y outputs				02		7]

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94730
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 7

Test Symbo	Symbol	Conditions 4.5 V ≤ V _{CC} ≤ 5.5 V	Group A subgroups	Device type	Limits		Unit
		4.5 V ≤ V _{CC} ≤ 5.5 V -55°C ≤ T _C ≤ +125°C unless otherwise specified			Min	Max	
CLB SWITCHING CHARAC	TERISTICS	- Continued.					
CLB fast carry	TOPCY	See figures 3 and 4,	<u>6</u> /	01		8	ns
logic operand inputs (F1,F2,G1, G4) to C _{OUT}		as applicable		02		7	
CLB fast carry logic add/	TASCY		<u>6</u> /	01		11	ns
subtract input (F3) to C _{OUT}		tari		02		8	
CLB fast carry	TINCY		6/	ALL		6	ns
logic initialization inputs (F1,F3) to COUT							
CLB fast carry logic C _{IN} through function	^T sum		<u>6</u> /	01		12	ns
function generators to X/Y outputs				02		8	
CLB fast carry logic C _{IN} to	Твүр		<u>6</u> /	01		3	ns
C _{OUT} , bypass function generators				02		2	
Sequential delays	тско		5/	01		9	ns
clock K to outputs Q				02		5	1
Set-up time before	TICK		5/	01	11		ns
clock K, F/G inputs				02	6		
Set-up time before clock K,	TIHCK		<u>5</u> /	01	15		ns
F/G inputs via H'				02	8		
Set-up time before .	тннск		<u>5</u> /	01	9		ns
C inputs via H1				02	7	·	
Set-up time before clock K,	TDICK		<u>5</u> /	01	7		ns
C inputs via DIN			· · ·	02	4		
Set-up time before clock K,	TECCK		<u>5</u> /	01	12		ns
C inputs via EC				02	7		

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94730
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 8

TABLE I. <u>Electrical performance characteristics</u> - continued.

Test		Group A subgroups	Device type	Limits		Unit	
	-55°C ≤ T _C [™] ≤ +125°C unless otherwise specified			Min	Max		
CLB SWITCHING CHARAC	TERISTICS	- Continued.					
Set-up time before clock K, C inputs via S/R,	^T RCK	See figures 3 and 4, as applicable	4/	01	10		ńs
going Low (inactive)				02	6		
Set-up time before clock K, C _{IN} input via F ^I /G'	^T ccK		4/	ALL	8		ns
Set-up time before clock K, C _{IN} input via F ¹ /G' and H'	тснск		4/	ALL	10		ns
Hold time after clock K, F/G inputs	TCKI		<u>5</u> /	ALL	0		ns
Hold time after clock K, F/G inputs via H'	тскін		<u>5</u> /	ALL	0		ns
Hold time after clock K, C inputs via H1	тскнн		<u>5</u> /	ALL	0		ns
Hold time after clock K, C inputs via DIN	TCKDI		<u>5</u> /	ALL	0		ns
Hold time after clock K, C inputs via EC	TCKEC		<u>5</u> /	ALL	0		ns
Hold time after clock K, C inputs via S/R, going low (inactive)	TCKR		<u>4</u> /	ALL	0		ns
Clock high time	тсн		4/	01 02	5.5		ns
Clock low time	T		4/	01	5.5		ns
CLOCK COW CING	TCL			02	5		
Set/Reset direct width (high)	TRPW		4/	01	6		ns
# Idell (Illigh)				02	5		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94730
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 9

TABLE I. <u>Electrical performance characteristics</u> - continued.

Test	Symbol Conditions Group A 4.5 V ≤ V ≤ 5.5 V subgroups		Group A subgroups	Device type			Unit	
		4.5 V ≤ V _{CC} ≤ 5.5 V -55°C ≤ T _C ≤ +125°C unless otherwise specified			Min	Max		
LB SWITCHING CHARAC	TERISTICS							
Set/Reset direct	TRIO	See figures 3 and 4,	<u>5</u> /	01		15	ns	
delay, from C to Q	***	as applicable.		02		9		
Master set/reset	T _{MRW}		4/	01	120		ns	
width (high or low)				02	110			
Master set/reset delay from	TMRQ		4/	01		130	ns	
global set/reset net to Q				02		120		
CLB SWITCHING CHARAC	TERISTICS	(RAM OPTION)						
Read operation, address read	T _{RC}	See figures 3 and 4, as applicable. 7/	<u>8</u> /	01	12		ns	
cycle time (16 X 2)				02	7			
Read operation, address read	TRCT		<u>8</u> /	01	15		ns	
cycle time (32 X 1)				02	10			
Read operation data valid after	TILO		8/	01		-10	ns	
address change (no write enable) (16 X 2)				02		6		
Read operation data valid after	ТІНО		8/	01		14	ns	
address change (no write enable) (32 X 1)				02		8		
Read during write, clocking data	TICK	**	8/	01	11		ns	
into flip flop address setup time before clock K (16 X 2)				02	6			
Read during write, clocking data	TIHCK		8/	01	15		ns	
into flip flop address setup time before				02	8		1	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94730
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 10

TABLE I. Electrical performance characteristics - continued.

Test	Symbol	Conditions $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$	Group A subgroups	Device type	Lii	mits	Unit
		$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{C} \leq +125^{\circ}\text{C}$ unless otherwise specified			Min	Max	
CLB SWITCHING CHARAC	TERISTICS	(RAM OPTION) - Continued.	training to the second of the		<u> </u>		
Read during write, data valid after	^T wo	See figures 3 and 4, as applicable 7/	<u>8</u> /	01		15	ns
WE going active (16 X 2)				02		12	
Read during write, (DIN stable	TwoT		8/	01		27	ns
before WE) (32 X 1)				02		15	
Read during write, data valid after	T _{DO}		<u>8</u> /	01		19	ns
DIN (16 X 2)				02		11	
Read during write, (DIN change	Трот		<u>8</u> /	01		22	ns
during WE) (32 X 1)				02		14	
Read during write, clocking data into flip flop,	TWCK		<u>8</u> /	01	15		ns
WE setup time before clock K (16 X 2)				02	12		
Read during write,	Twckt		8/	01	27		ns
into flip flop, WE setup time before clock K (32 X 1)			1	02	15		
Read during write, clocking data into flip flop,	Трск		<u>8</u> /	01	19		ns
data setup time before clock K (16 X 2)			* .	02	11		
Read during write, clocking data into flip flop,	TDCKT		8/	01	22		ns
data setup time before clock K (32 X 1)				02	14		
Write operation, address write	Twc		<u>8</u> /	01	16		ns
cycle time (16 X 2)				02	9		

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94730
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 11

TABLE I. <u>Electrical Performance Characteristics</u> - continued.

Test	Symbol	Conditions $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V} \qquad \text{s}$	Group A subgroups	Device type	Lin	mits	Unit	
		4.5 V \leq V _{CC} \leq 5.5 V -55°C \leq T _C \leq +125°C unless otherwise specified			Min	Max		
CLB SWITCHING CHARAC	TERISTICS	(RAM OPTION) - Continued.		 				
Write operation, address write	TwcT	See figure 3 and 4, as applicable 7/	8/	01	16		ns	
cycle time (32 X 1)				02	9			
Write operation, write enable	T _{WP}		<u>8</u> /	01	12		ns	
pulse width (high) (16 X 2)				02	5			
Write operation, write enable	Twet		<u>8</u> /	01	12	·	ns	
pulse width (high) (32 X 1)				02	5			
Write operation, address setup	TAS		<u>8</u> /	ALL	2		ns	
time before beginning of WE (16 X 2)							."	
Write operation, address setup	Tast		<u>8</u> /	ALL	2		กร	
time before beginning of WE (32 X 1)								
Write operation, address hold time	ТАН		<u>8</u> /	ALL	2		ns	
after end of WE (16 X 2)								
Write operation, address hold time	TAHT		8/	ALL	2		ns	
after end of WE (32 X 1)								
Write operation, DIN setup time	Tos		<u>8</u> /	ALL	4		ns	
before end of WE (16 X 2)								
Write operation, DIN setup time	TDST		<u>8</u> /	ALL	5		ns	
before end of WE (32 X 1)								
Write operation, DIN hold time	Трнт		<u>8</u> /	ALL	2		ns	
after end of WE								

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94730
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 12

TABLE I. <u>Electrical Performance Characteristics</u> - continued.

Test	Symbol	Conditions $4.5 V \le V_{CC} \le 5.5 V$	Group A subgroups	Device type	L	imits	Unit
		$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{C} \leq +125^{\circ}\text{C}$ unless otherwise specified	-55°C ≤ T _C ≤ +125°C unless otherwise specified			Max	
IOB SWITCHING CHARAC	TERISTICS						
Input propagation delay, pad to 11, 12	T _{PID}	See figures 3 and 4 as applicable. 9/ 10/	<u>5</u> /	ALL		4	ns
Input propagation delay, pad to	T _{PLI}		4/	01		13	ns
I1, I2, via transparent latch (fast)				02		8	
Input propagation delay, pad to	T _{PDLI}		4/	01		30	ns
<pre>I1, I2, via transparent latch (with delay)</pre>				02		26	
Input propagation delay, clock (IK)	TIKRI		4/	01		8.5	ns
to I1, I2, (flip-flop)				02		8	
Input propagation delay, clock (IK)	TIKLI		4/	01		9	ns
to I1, I2, (latch enable)	·			02		8	
Setup time, pad to clock	TPICK	See figures 3 and 4 as applicable.	4/	01	9 7		ns
(IK), fast		<u>9/ 10/ 11/</u>			ļ	ļ	
Setup time, pad to clock (IK), with delay	TPICKD		4/	01	35 25		ns
Hold time, pad to clock (IK), fast	ТІКРІ		4/	ALL		1	ns
Hold time, pad to clock (IK), with delay	^T IKPID		4/	ALL		negative	ns
Output propagation delay clock (OK)	^Т окроғ	See figures 3 and 4 as applicable.	4/	01		11	ns
to pad, (fast)		<u>9</u> / <u>10</u> /		02		7.5	
Output propagation delay clock (OK)	Tokpos		4/	01		16	ns
to pad, (slew rate limited)				02		11.5	
Output propagation delay output (0)	TOPF		4/	01		10	ns
to pad (fast)				02		9	

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94730
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 13

 ${\sf TABLE\ I.\ \underline{Electrical\ Performance\ Characteristics}\ -\ continued.}$

Test	Symbol	Conditions $4.5 \ V \le V_{oo} \le 5.5 \ V$	Group A subgroups	Device type	Li	mits	Unit
		$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{C} \leq +125^{\circ}\text{C}$ unless otherwise specified			Min.	Max	
IOB SWITCHING CHARAC	TERISTICS	- continued					
Output propagation delay output (0)	^T ops	See figures 3 and 4 as applicable.	<u>5</u> /	01		15	ns
to pad (slew rate limited)		9/ 10/		02		13	
Output propagation delay 3-state to	TTSHZF		4/	01		10	ns
pad begin hi-Z (fast)				02		9	
Output propagation delay 3-state to	TTSONF		4/	01		15	ns
pad active and valid (fast)			;	02		13	
Output propagation delay 3-state to	^T TSONS		4/	01		20	ns
pad active and valid (slew rate limited)				02		17	
Setup time, output (0) to	^Т оок		<u>4</u> /	01	13		ns
clock (OK)				02	8		
Hold time, output (O) to clock (OK)	Токо		4/	ALL		0	ns
Clock high or low	T _{cu} /		4/	01	6		ns
time	T _{CH} /		_	02	5	 	1
Global set/reset delay from GSR	TRRI		4/	01		20	ns
net through Q to				02		14.5	
Global set/reset delay from GSR	TRPO		4/	01		23	ns
net to pad				02		18	
Global set/reset GSR width	^T hru		4/	ALL	21		ns

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94730
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 14

TABLE I. Electrical Performance Characteristics - continued.

- 1/ With 50 percent of the outputs simultaneously sinking 4 mA.
- 2/ With no output current loads, no active input or long line pull-resistors, all package pins at V_{CC} or GND, and the LCA configured with a MakeBits "tie" option.
- These delays are specified from the decoder input to the decoder output. For pad-to-pad delays, add the input delay (T_{PFD}) and output delay (T_{OPF}) .
- 4/ Parameter is not tested but is guaranteed by characterization data which is taken at initial device introduction, prior to the introduction of significant changes, and at least twice yearly.
- Parameter is not directly tested. Devices are first 100 percent functionality tested. Benchmark patterns (t_{B1} t_{B13}) are then used to determine the compliance of this parameter. Characterization data is taken at initial device introduction, prior to the introduction of significant changes, and at least twice yearly to monitor correlation between benchmark patterns and this parameter.
- $\underline{6}$ / Benchmark patterns ($t_{B1} t_{B13}$) are used to determine compliance to this parameter.
- $\overline{Z}/$ Timing for the 16 X 1 RAM option is identical to 16 X 2 RAM timing.
- 8/ Values indicated are guaranteed by characterization data if application note, provided by manufacturer, is followed. If application note is not followed, indicated values are typical only.
- 7/ Timing is measured at pin threshold, with 50 pF external capacitive loads including test fixture. Slew rate limited output rise/fall times are approximately two times longer than fast output rise/fall times. A maximum total external capacitive load for simultaneous fast mode switching in the same direction is 200 pF per power/ground pin pair. For slew rate limited outputs this total is two times larger. Exceeding this maximum capacitive load can result in ground bounce of greater than 1.5 V amplitude, less than 5 ns duration, which might cause problems when the LCA drives clocks and other asynchronous signals.
- 10/ Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the internal pull-up or pull-down resistor or alternatively configured as a driven output or be driven from an external source.
- 11/ Input pad setup times and hold times are specified with respect to the internal clock (IK). To calculate system setup time, subtract clock delay (clock pad to IK) from the specified input pad setup time value, but do not subtract below zero. "Negative" hold time means that the delay in the input data is adequate for the external system hold time to be zero, provided the input clock uses the global signal distribution from pad to IK.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94730
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 15




FIGURE 1. Case outline.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-94730
		REVISION LEVEL	SHEET 16

Inches	mm	Inches	mm
.002	0.05	.035	0.89
.004	0.10	.040	1.02
.005	0.13	.043	1.09
.008	0.20	.050	1.27
.009	0.23	.075	1.91
.0125	0.32	.090	2.29
.016	0.41	.130	3.30
.0175	0.445	900	22.86
.020	0.51	1.550	39.37
.021	0.53	1.920	48.77
.025	0.64	2.300	58.42
.030	0.76	2.500	63.50

NOTES:

- 1. Dimensions are in inches.
- The US goverment preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.
- 3. Top side mark location, product mark is located on the nonlid side of package; i.e., lid side facing down. When mounted in this position, the pin out is clockwise.
- 4. The leads of this package style shall be protected from mechanical distortion and damage such that dimensions pertaining to relative lead/body "true positions" and lead "coplanarity" are always maintained until the next higher level package attachment process is complete. Package lead protection mechanisms (tie bars) are shown on the drawing for reference only. When microcircuit devices contained in this package style are shipped for use in Government equipment, or shipped directly to the Government as spare parts or mechanical qualification samples, lead "true position" and "coplanarity" protection shall be in place.

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94730
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 17




FIGURE 1. <u>Case outline</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94730
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 18

Case Z - Continued

Inches	mm	Inches	mm
.002	0.05	.035	0.89
.004	0.10	.040	1.02
.005	0.13	.043	1.09
.008	0.20	.050	1.27
.009	0.23	.075	1.91
.0125	0.32	.090	2.29
.016	0.41	.130	3.30
.0175	0.445	.900	22.86
.020	0.51	1.550	39.37
.021	0.53	1.920	48.77
.025	0.64	2.300	58.42
.030	0.76	2.500	63.50

NOTES:

- 1. Dimensions are in inches.
- The US goverment preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.
- 3. Top side mark location, product mark is located on the lided side of package; i.e., lid side facing up. When mounted in this position, the pin out is counterclockwise.
- 4. The leads of this package style shall be protected from mechanical distortion and damage such that dimensions pertaining to relative lead/body "true positions" and lead "coplanarity" are always maintained until the next higher level package attachment process is complete. Package lead protection mechanisms (tie bars) are shown on the drawing for reference only. When microcircuit devices contained in this package style are shipped for use in Government equipment, or shipped directly to the Government as spare parts or mechanical qualification samples, lead "true position" and "coplanarity" protection shall be in place.

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94730
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 19

Case outline X

Device type	All		Device type	ALL		Device type	ALL
Terminal number	Terminal symbol		Terminal number	Terminal symbol		Terminal number	Terminal symbol
A2 A3	I/O (TDI) I/O		c4 C5	1/0 (A17) 1/0		E16 E17	I/O (HDC) I/O (LDC)
A4	1/0		C6	1/0		E18	1/0 (LDC)
A5	1/0	ĺ	C7	GND		F1	1/0
A6	1/0		c8	1/0	- 1	F2	1/0
A7	1/0	l '	c9	1/0		F3	I/O (A12)
8A	1/0	İ	c10	1/0		F4	1/0
A9	1/0		c11	1/0		F15	1/0
A10	1/0		c12	GND		F16	1/0
A11	1/0	1	C13	1/0		F17	1/0
A12	1/0	1	c14	1/0		F18	1/0
A13	1/0	l	C15	M1		G1	I/O (A10)
A14	1/0	l	c16	M2		G2	I/O (A11)
A15	1/0	l	C17	1/0		- G3	GND
A16	1/0		c18	1/0		G4	1/0
A17	1/0	1	01	1/0		G15	1/0
A18	мо	ļ ·	D2	I/O (A13)		G16	GND
B1	1/0		03	V _{CC} GND		. G17	1/0
B2	SGCK1 (A15, I/0)	1	04			G18	1/0
B3	1/0	l	D5	I/0		н1	1/0
B4	I/O (TCK)		D6	1/0		H2	1/0
B5	1/0		D7	1/0		Н3	1/0
B6	1/0		D8	I/0		H4	1/0
87	I/O (TMS)		09	GND		H15	I/0 I/0
B8 89	I/O I/O		D10	V 176		H16 H17	1/0
B10	1/0		011 012	1/0 1/0		H17	1/0
B11	1/0		012	1/0		J1	1/0
812	1/0	l	013	1/0		J2	1/0 (A9)
B13	1/0		D15	GND		13	I/O (A8)
814	1/0		D16			14	
815	1/0		017	V 176		J15	Vcc
B16	SGCK2 (1/0)	İ	D18	1/0			Vcc
817	PGCK2 (1/0)		E1	1/0	ŀ	J16	I/O (ERR, INIT)
818	1/0	l	E2	1/0		J17	1/0 (ERR) 14117
c1	1/0	1	E3	1/0		J18	1/0
c2	I/O (A14)		E4	1/0			
c3	PGCK1 (A16, I/0)		E15	1/0	1	ĺ	

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94730
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 20

Case outline X

Device type Terminal	All Terminal		Device type Terminal	All Terminal		Device type Terminal	All Terminal
number	symbol		number	symbol		number	symbol
к1	1/0		P18	1/0	۱ ۱	u3	I/O (DO, DIN)
K2	I/O (A6)	1 1	R1	1/0	1 j	υ 4	1/0
K3	1/0 (A7)	1 1	R2	1/0	1 1	US	1/0
K4	GND	1 1	R3	GND	! !	U6	1/0
K15	1/0	1 1	R4	V _{CC} 1/0	1	U7	I/0
K16	1/0	1. 4	R5		1	. U8	1/0
K17	1/0	1 1	R6	I/0	1 . 1	1	1/0 (00)
K18	1/0	1	R7	1/0	!	U9 U10	I/O (RS)
L1	1/0	(i	R8	1/0	1 1	U10	I/O (D4)
L2	1/0	1	R9	GND	\	บ11 บ12	I/O I/O (D5)
L3	I/0	()	R10	ν _{CC} 1/0	(· · · · · · · · · · · · · · · · · · ·	U12 U13	1/0 (05)
L4	1/0	1	R11		()	U13 U14	1/0
L15	1/0	1	R12	1/0	1	U14 U15	1/0
L16	1/0	1	R13	1/0	· 1	U16	PGCK3 (I/O)
L17	1/0	()	R14 R15	1/0	1	U17	DONE
L18	I/O I/O (A5)		R15 R16	V _{CC} GND		U18	1/0
M1			R17	GND I/O		V1	CCLK
M2 M3	I/O (A4) GND		R17 R18	1/0			
M5 M4	GND 1/0	1	T1	1/0		V2	I/O (RCLK-BUSY/RDY)
M4 M15	1/0		T2	I/O (CS1, A2)		v3	I/O (D1)
M15 M16	GND	1	"	\ \ \ \ \ \ \	1	V4	1/0
M16	I/O		T3	I/O (AO, WS)	1	V5	1/0
M18	1/0	1	T4	SGCK4 (DOUT, 1/0)	1	٧6	1/0
N1	1/0	1	T5	1/0		V7	I/O (D2)
N2	1/0	1	T6	1/0		V8	1/0
NZ N3	I/O (A3)	1	T7	GND		V9	1/0
N4	1/0		т8	1/0	1	V10	1/0
N15	1/0		Т9	1/0 (03)		V11	1/0
N16	1/0		T10	1/0	1	1	
N17	1/0	1	T11	1/0		V12	I/O (CSO)
N18	1/0		T12	GND		V13	1/0
P1	1/0		Т13	1/0	1	V14	1/0
P2	1/0	1	T14	1/0	1	V15	1/0
P3	1/0	1	T15	I/O (D7)	1	V16	1/0
P4	1/0	1	T16	SGCK3 (1/0	1	V17	I/O (D6)
P15	1/0	1	T17	1/0	1		BBCC
P16	1/0	1	T18	1/0	1	V18	PROG
P17	1/0	1	U1	PGCK4 (I/O, A1)	1		
	<u></u>		U2	TDO	1	1	1

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94730
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 21

Case outline Y and Z

Device type Terminal type						ر منیندست بازان و دسیستسور
Terminal Terminal	Device	All	Device	All	Device	All
Number Symbol Number S	type		type		type	
Number Symbol Number S			<u> </u>	· · · · · · · · · · · · · · · · · · ·		
1		1		1	1	1
2 BUFGP_TL_A16_ 46 1/0 90 1/0 1/0 91 1/0 92 1/0 93 1/0 95 1/0 95 1/0 95 1/0 95 1/0 95 1/0 95 1/0 95 1/0 95 1/0 95 1/0 96 1/0 97 1/0						
PGCK1_TI\(\bar{O} \) 48		1 1	1	1 '	1	1 - 1
3 A1710 48 I/O 92 I/O 5 I/O 50 I/O 94 I/O 5 I/O 50 I/O 94 I/O 6 TDI I/O 51 I/O 96 I/O 7 TCK_I/O 52 I/O 96 I/O 8 I/O 53 I/O 97 I/O 9 I/O 54 BUFGS BL_SGCK2 98 I/O 10 I/O 54 BUFGS BL_SGCK2 98 I/O 10 I/O 55 M1 100 VSS 12 I/O 56 VSS 101 I/O 12 I/O 56 VSS 101 I/O 14 VSS 58 VCC 103 I/O 15 I/O 59 M2 104 I/O 104 I/O 15 I/O 59 M2 104 I/O 106 I/O 107 I/O 106 I/O 107 I/O	. 2	BUFGP_TL_A16_	1			
1/0					1	
5 1/0 50 1/0 94 1/0 6 TDI_I/O 51 1/0 95 VCC 7 TCK_I/O 52 1/0 96 1/0 8 1/O 53 1/O 97 1/O 9 1/O 54 8UFGS_BL_SGCK2 98 1/O 10 1/O 55 M1 100 VSS 12 1/O 56 VSS 101 1/O 13 1/O 57 MO 102 1/O 14 VSS 58 VCC 103 1/O 15 1/O 60 8UFGS_BL_PGCK2 105 1/O 16 1/O 60 8UFGS_BL_PGCK2 105 1/O 17 TMS_I/O 61 HDC_1/O 107 1/O 18 1/O 63 1/O 109 1/O 18 1/O 63 1/O 109 1/O <		1		1		1
6 TDI_ L/O 51 I/O 95 VCC 7 TCK_I/O 52 I/O 96 I/O 97 I/O 97 I/O 99 I/O 53 I/O 99 I/O 99 I/O 110 I/O 55 M1 100 VSS 120 101 I/O 111 I/O 102 I/O 103 I/O 103 I/O 103 I/O 104 I/O 105 I/O 105 I/O 105 I/O 106 I/O 107 I/O 107 I/O 108 I/O 109 I/O 109 I/O 109 I/O 109 I/O 109 I/O 109 I/O 100 110 I/O 100 I/O I	4	1		1		
7 TCK_1/O 52 I/O 96 I/O 8 I/O 53 I/O 97 I/O 9 I/O 54 BUFGS_BL_SGCK2 98 I/O 10 I/O 55 M1 100 VSS 12 I/O 56 VSS 101 I/O 13 I/O 57 MO 102 I/O 14 VSS 58 VCC 103 I/O 15 I/O 60 BUFGS_BL_PGCK2 105 I/O 16 I/O 60 BUFGS_BL_PGCK2 105 I/O 18 I/O 61 HDC_I/O 107 I/O 18 I/O 63 I/O 108 I/O 19 I/O 63 I/O 109 I/O 20 I/O 64 I/O 110 I/O 21 I/O 64 I/O 111 I/O	5	1 '		1 ' '		
8 1/0 53 1/0 97 1/0 9 1/0 54 BUFGS_BL_SGCK2 98 1/0 10 1/0 55 BUFGS_BL_SGCK2 98 1/0 11 1/0 56 VSS 101 1/0 12 1/0 56 VSS 101 1/0 13 1/0 57 MO 102 1/0 14 VSS 58 VCC 103 1/0 16 1/0 60 BUFGS_BL_PGCK2 105 1/0 16 1/0 60 BUFGS_BL_PGCK2 106 1/0 17 TMS_1/0 61 HOC_1/0 107 1/0 18 1/0 61 HOC_1/0 107 1/0 19 1/0 63 1/0 109 1/0 20 1/0 64 1/0 111 1/0 21 1/0 65 LDC_1/0 111 1/0 <td>6.</td> <td></td> <td>3</td> <td>1 ' 1</td> <td>1</td> <td>1 . 1</td>	6.		3	1 ' 1	1	1 . 1
9	7			1 '		
10		1 ' 1		1 '	1	1 1
11	1 -	1 ' 1	54		1	1 '
12	1		1			
13				1'''		1
14	1	1 1		1		1 '
15				1		3 · .
16		1 3	1	1 1 1 1		1 "
17	2					
18 I/O 61 HDC_I/O 107 1/O VCC_I/ VCC_BUS 62 1/O 108 I/O 19 I/O 63 1/O 109 I/O 20 I/O 64 1/O 110 1/O 21 I/O 65 LDC_I/O 111 I/O 21 I/O 66 I/O 111 I/O 22 I/O 66 I/O 112 BUFGS_BR_SGCK3_ 23 I/O 67 I/O 114 DONE 24 I/O 68 I/O 113 VSS 25 I/O 69 I/O 114 DONE 26 I/O 70 I/O 115 VCC 27 VSS 71 I/O 116 /PROG 28 VCC 72 VSS 117 D7_I/O 30 I/O 74 I/O 118 BUFGP_BR_PGCK3_ <		1 '	60	1 1		1
VCC 1/ 19 VCC_BUS 62 I/O 108 I/O 19 I/O 63 I/O 109 I/O 20 I/O 64 I/O 110 I/O 21 I/O 65 LDC_I/O 111 I/O 22 I/O 66 I/O 112 BUFGS_BR_SGCK3_ 23 I/O 67 I/O 112 BUFGS_BR_SGCK3_ 23 I/O 68 I/O 113 VSS 25 I/O 69 I/O 114 DONE 26 I/O 70 I/O 115 VCC 27 VSS 71 I/O 116 /PROG 28 VCC 72 VSS 117 07_I/O 29 I/O 73 I/O 118 BUFGP_BR_PGCK3_ 30 I/O 74 I/O 119 I/O 31 I/O 75 I/O 119 I/O<	1			·	1	1 ' '
19		1 '		HDC_1/0		
1/0						
21	19	1/0		1/0	1	1 '
22 1/0 66 I/0 112 BUFGS_BR_SGCK3_ 23 I/0 67 I/0 I/0 I/0 I/0 24 I/0 68 I/0 113 VSS 25 I/0 69 I/0 114 DONE 26 I/0 70 I/0 115 VCC 27 VSS 71 I/0 116 /PROG 28 VCC 72 VSS 117 D7_I/0 29 I/0 73 I/0 118 BUFGP_BR_PGCK3_ 30 I/0 74 I/0 118 BUFGP_BR_PGCK3_ 30 I/0 74 I/0 119 I/0 31 I/0 76 I/0 120 I/0 32 I/0 76 I/0 120 I/0 34 I/0 77 I/0 122 I/0 34 I/0 79 I/0 124 I/0 35 I/0 79 I/0 124 I/0						•
23	3			LDC_1/0	1	
24 I/O 68 I/O 113 VSS 25 I/O 70 I/O 114 DONE 26 I/O 70 I/O 115 VCC 27 VSS 71 I/O 116 /PROG 28 VCC 72 VSS 117 D7_I/O 29 I/O 73 I/O 118 BUFGP_BR_PGCK3_ 30 I/O 74 I/O 119 I/O 31 I/O 75 I/O 119 I/O 31 I/O 76 I/O 120 I/O 32 I/O 76 I/O 120 I/O 33 I/O VCC 1/ VCC-BUS 121 I/O 34 I/O 77 I/O 122 I/O 35 I/O 78 I/O 122 I/O 36 I/O 79 I/O 124 I/O 37 VCC 80 I/O 125 I/O 38 I/O <td></td> <td></td> <td></td> <td></td> <td>112</td> <td></td>					112	
25	*	1/0				
26 I/O 70 I/O 115 VCC 27 VSS 71 I/O 116 /PROG 28 VCC 72 VSS 117 D7_I/O 29 I/O 73 I/O 118 BUFGP_BR_PGCK3_ 30 I/O 74 I/O 119 I/O 31 I/O 75 I/O 119 I/O 32 I/O 76 I/O 120 I/O 33 I/O VCC 1/ VCC-BUS 121 I/O 34 I/O 77 I/O 122 I/O 35 I/O 78 I/O 122 I/O 36 I/O 79 I/O 124 I/O 37 VCC 80 I/O 125 I/O 38 I/O 81 I/O 126 I/O 40 I/O 82 I/O 127 I/O 40 I/O 83 I/O 128 I/O 41 I/O <td></td> <td></td> <td></td> <td></td> <td></td> <td>1</td>						1
27 VSS 71 I/O 116 /PROG 28 VCC 72 VSS 117 D7_I/O 29 I/O 73 I/O 118 BUFGP_BR_PGCK3_ 30 I/O 74 I/O 119 I/O 31 I/O 75 I/O 119 I/O 32 I/O 76 I/O 120 I/O 33 I/O VCC 1/ VCC-8US 121 I/O 34 I/O 77 I/O 122 I/O 35 I/O 78 I/O 123 D6_I/O 36 I/O 79 I/O 124 I/O 37 VCC 80 I/O 125 I/O 38 I/O 81 I/O 126 I/O 39 I/O 82 I/O 127 I/O 40 I/O 84 /ERR_INIT_I/O 128 I/O	25	1/0		1/0		1
28 VCC 72 VSS 117 D7_1/O 29 I/O 73 I/O 118 BUFGP_BR_PGCK3_ 30 I/O 74 I/O I/O I/O 31 I/O 75 I/O 119 I/O 32 I/O 76 I/O 120 I/O 33 I/O VCC 1/ VCC-BUS 121 I/O 34 I/O 77 I/O 122 I/O 35 I/O 78 I/O 123 D6_I/O 36 I/O 79 I/O 124 I/O 37 VCC 80 I/O 125 I/O 38 I/O 81 I/O 126 I/O 39 I/O 82 I/O 127 I/O 40 I/O 83 I/O 128 I/O 41 I/O 84 /ERR_INIT_I/O 129 VSS <t< td=""><td></td><td>1/0</td><td></td><td>1/0</td><td></td><td>1</td></t<>		1/0		1/0		1
29	27	vss	71	1/0		/PROG
30 1/0 74 1/0		VCC		vss		
31 I/O 75 I/O 119 I/O 32 I/O 76 I/O 120 I/O 33 I/O VCC 1/ VCC-BUS 121 I/O 34 I/O 77 I/O 122 I/O 35 I/O 78 I/O 123 D6_I/O 36 I/O 79 I/O 124 I/O 37 VCC 80 I/O 125 I/O 38 I/O 81 I/O 126 I/O 39 I/O 82 I/O 127 I/O 40 I/O 83 I/O 128 I/O 41 I/O 84 /ERR_INIT_I/O 129 VSS 42 VSS 85 VCC 130 I/O 43 I/O 87 I/O 132 I/O	29	1/0	73	1/0	118	BUFGP_BR_PGCK3_
32 1/0 76 I/0 120 1/0 33 1/0 VCC 1/VCC-8US 121 1/0 34 1/0 77 I/0 122 1/0 35 I/0 78 I/0 123 06_I/0 36 I/0 79 I/0 124 I/0 37 VCC 80 I/0 125 I/0 38 I/0 81 I/0 126 I/0 39 I/0 82 I/0 127 I/0 40 I/0 83 I/0 128 I/0 41 I/0 84 /ERR_INIT_I/O 129 VSS 42 VSS 85 VCC 130 I/0 43 I/0 86 VSS 131 I/0 44 I/0 87 I/0 132 I/0		1/0		1/0		1/0
33 1/0 VCC 1/VCC-BUS 121 1/0 34 1/0 77 1/0 122 1/0 35 1/0 78 1/0 123 06_I/0 36 1/0 79 1/0 124 1/0 37 VCC 80 I/0 125 I/0 38 I/0 81 I/0 126 I/0 39 I/0 82 I/0 127 I/0 40 I/0 83 I/0 128 I/0 41 I/0 84 /ERR_INIT_I/O 129 VSS 42 VSS 85 VCC 130 I/0 43 I/0 86 VSS 131 I/0 44 I/0 87 I/0 132 I/0	1	1/0		1/0		1
34 1/0 77 1/0 122 1/0 35 1/0 78 1/0 123 06_1/0 36 1/0 79 1/0 124 1/0 37 VCC 80 1/0 125 1/0 38 1/0 81 1/0 126 1/0 39 1/0 82 1/0 127 1/0 40 1/0 83 1/0 128 1/0 41 1/0 84 /ERR_INIT_I/O 129 VSS 42 VSS 85 VCC 130 1/0 43 1/0 86 VSS 131 1/0 44 1/0 87 1/0 132 1/0		1/0				
35 1/0 78 1/0 123 D6_I/O 36 1/0 79 I/O 124 I/O 37 VCC 80 I/O 125 I/O 38 I/O 81 I/O 126 I/O 39 I/O 82 I/O 127 I/O 40 I/O 83 I/O 128 I/O 41 I/O 84 /ERR_INIT_I/O 129 VSS 42 VSS 85 VCC 130 I/O 43 I/O 86 VSS 131 I/O 44 I/O 87 I/O 132 I/O	33	1/0	VCC 1/	VCC-BUS		1/0
36 1/0 79 1/0 124 1/0 37 VCC 80 1/0 125 1/0 38 1/0 81 1/0 126 1/0 39 1/0 82 1/0 127 1/0 40 1/0 83 1/0 128 1/0 41 1/0 84 /ERR_INIT_I/O 129 VSS 42 VSS 85 VCC 130 1/0 43 1/0 86 VSS 131 1/0 44 1/0 87 1/0 132 1/0		1/0		1/0		
37 VCC 80 I/O 125 I/O 38 I/O 81 I/O 126 I/O 39 I/O 82 I/O 127 I/O 40 I/O 83 I/O 128 I/O 41 I/O 84 /ERR_INIT_I/O 129 VSS 42 VSS 85 VCC 130 I/O 43 I/O 86 VSS 131 I/O 44 I/O 87 I/O 132 I/O	35	1/0	78	1/0	-	06_1/0
38 I/O 81 I/O 126 I/O 39 I/O 82 I/O 127 I/O 40 I/O 83 I/O 128 I/O 41 I/O 84 /ERR_INIT_I/O 129 VSS 42 VSS 85 VCC 130 I/O 43 I/O 86 VSS 131 I/O 44 I/O 87 I/O 132 I/O	36	1/0	79	1/0		1/0
39	37	VCC	80	1/0	125	1/0
40 I/O 83 I/O 128 I/O 129 VSS 42 VSS 85 VCC 130 I/O 131 I/O 141 I/O 86 VSS 131 I/O 132 I/O 132 I/O	38	1/0		1/0	126	1/0
41		1/0		1/0		1/0
42 VSS 85 VCC 130 I/O 43 I/O 86 VSS 131 I/O 44 I/O 87 I/O 132 I/O	40	1/0	83	1/0		1/0
42 VSS 85 VCC 130 1/0 1/0 43 1/0 86 VSS 131 1/0	41	1/0	84	/ERR_INIT_I/O	129	VSS
44 1/0 87 1/0 132 1/0	42	vss	85			1/0
	43	1/0	86	VSS	131	1/0
45 1/0 88 1/0 133 1/0	44	1/0	87	1/0	132	1/0
	45	1/0	88	1/0	133	1/0
					L1	

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94730
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 22

Case outline Y and Z - Continued.

Device type	All	Device type	All	Device type	ALL
	<u></u>	<u> </u>		Terminal	Terminal
Terminal	Terminal	Terminal	Terminal symbol	number	symbol
number	symbol	number 176	I/O	223	1/0
VCC 134	VCC-BUS	177	1/0	224	1/0
135	/cs0_1/0	178	CS1 A2 I/O	225	1/0
136	1/0	179	A3_I/O	226	A14_I/O
137	1/0	180	1/0	227	BUFGS_TL_SGCK1_
138	1/0	181	1/0	ii	A15_1/0
139	1/0	182	1/0	228	vcc
140	D4 I/O	183	1/0		
141	1/0	184	1/0	11	
142	vcc	185	1/0	11	
143	VSS	186	VSS	11	
144	D3_I/O	187	1/0		
145	/RS_1/O	188	1/0		
146	1/0	189	1/0	- []	
147	1/0	190	1/0	11	
148	1/0	191	VCC		ļ
149	1/0	192	A4_I/O		
150 151	D2_I/O I/O	193 194	A5_I/O I/O		
152	VCC	195	1/0		
153	1/0	196	1/0		
154	1/0	197	1/0		
155	1/0	198	A6 I/O	H	
156	1/0	199	A7 1/0	ii i	
157	vss	200	vss	li	
158	1/0	201	VCC	li	
159	1/0	202	A8_I/0	11	
160	1/0	203	A9_I/O	11	
161	1/0	204	1/0		
162	1/0	205	1/0	. []	
163	1/0	206	1/0		
164	01_1/0	207	1/0	· []	
165	BUSY_/RDY_	208	A10_I/0	[]	1
	RCLK_I/O	209	A11_I/0		
166	1/0	210	VCC	- []	
167	1/0	211	1/0	- 11	
168	DO_DIN_I/O	212	1/0	11	
169	BUFGS_TR_	213 214	1/0		1
	SGCK4_DOUT_	214	I/O VSS		
170	CCLK	216	1/0		
170	VCC	217	1/0	11	
172	TDO	217	1/0		
173	VSS	219	1/0		
174	AO_/WS_I/O	220	A12_I/0		
175	BUFGP TR	221	A13 I/O		
	PGCK4_A1_I/O	222	1/0	11	
		ii	i	11	1

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94730
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 23




FIGURE 3. Logic block diagrams.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94730
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 24

CONFIGURABLE LOGIC BLOCK (CLB)




FIGURE 3. Logic block diagrams - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94730
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 25

Fast carry logic in each CLB

CLB function generator used as read/write memory cells




FIGURE 3. Logic block diagrams - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94730
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 26




FIGURE 3. Logic block diagrams - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94730
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 27

GENERAL LOGIC CELL ARRAY (LCA) SWITCHING CHARACTERISTICS




FIGURE 4. Timing diagrams and switching characteristics.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94730
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 28

CONFIGURABLE LOGIC BLOCK (CLB) SWITCHING CHARACTERISTICS




FIGURE 4. Timing diagrams and switching characteristics - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94730
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 29




FIGURE 4. Timing diagrams and switching characteristics - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94730
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 30

I/O PAO OUTPUT

- 4.3 Qualification inspection for device classes Q and V. Qualification inspection for device class Q shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-SID-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-SID-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 4, 5, and 6 ($C_{
 m IN}$ measurements) shall be measured only for the initial test and after process or design changes which may affect input capacitance.
- c. For device class M, subgroups 7, 8A, and 8B tests shall include verifying the functionality of the device. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-I-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC standard number 17 may be used for reference.
- e. Subgroup 4 (C_{IN} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 15 devices with no failures, and all input terminals tested.
- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein. Delta limits shall apply only to subgroup 1 of group C inspection and shall consist of tests specified in table IIB herein.
 - 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-I-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94730
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 31

TABLE IIA. <u>Electrical test requirements</u>. <u>1/ 2/ 3/ 4/ 5/ 6/ 7/</u>

Line Test		Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-I-38535, table III)		
no.	requirements	Device class M	Device class Q	Device class V	
1	Interim electrical parameters (see 4.2)		1,7,9	1,7,9	
2	Static burn-in (method 1015)	Required	Required	Required	
3	Same as line 1			1* Δ	
4	Dynamic burn-in (method 1015)	Not required	Not required	Not required	
5	Final electrical parameters	1*,2,3,7*, 8A,8B,9,10,	1*,2,3,7*, 8A,8B,9,10,	1*,2,3,7*, 8A,8B,9, 10,11	
6	Group A test requirements	1,2,3,4**,7, 8A,8B,9,10,	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11	
7	Group C end-point electrical parameters	2,3,7, 8A,8B	1,2,3,7, 8A,8B A	1,2,3,7, 8A,8B,9, 10,11 A	
8	Group D end-point electrical parameters	2,3, 8A,8B	2,3, 8A,8B	2,3, 8A,8B	
9	Group E end-point electrical parameters	1,7,9	1,7,9	1,7,9	

1/ Blank spaces indicate tests are not applicable.
2/ Any or all subgroups may be combined when using high-speed testers.

 $\frac{3}{2}$ / Subgroups 7 and 8 functional tests shall verify the functionality of the device.

 $\frac{3}{4}$ / * indicates PDA applies to subgroup 1 and 7. $\frac{5}{2}$ / ** see 4.4.1e.

 $\frac{1}{6}$ / Δ indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see Line 1).

7/ See 4.4.1d.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94730
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 32

- 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be M, D, R, and H and for device class M shall be M and D.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-I-38535, appendix A, for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

TABLE IIB. <u>Delta limits at +25°C</u>.

Parameter <u>1</u> /	Device types
	ALL
I _{CCO} standby	±1 mA of specified limit in table I.
IIL	±1 µA of specified limit in table I.

- 1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta.
- 4.5 <u>Delta measurements for device classes Q and V</u>. Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and 9.
- 4.6 <u>Programming procedures</u>. The programming procedures shall be as specified by the device manufacturer and shall be made available upon request.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V.
 - 6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94730
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 33

- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
 - 6.4 Comments. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone (513) 296-5377.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-I-38535, MIL-STD-1331, and as follows:

V	+5.0 V SUPPLY VOLTAGE
V _{CC} GND	GROUND
CCLK	CONFIGURATION CLOCK
DONE	DONE
	PROGRAM
PROGRAM	READ CLOCK
RCLK	
MO	MODE 0
M1	MODE 1
M2	MODE 2
TDO	TEST DATA OUTPUT
TĎI	TEST DATA IN
TCK	TEST CLOCK
TMS	TEST MODE SELECT
HDC	
LDC	LOW DURING CONFIGURATION
INIT	INIT
PGCK1-PGCK4	
RDY/BUSY	During peripheral parallel mode configuration, this pin
	indicates when the chip is ready for another byte of data to
	be written into it. After configuration is complete, this
	pin becomes a user programmed I/O pin.
CSO	
CS1	
WS	
RS	READ STROBE
AD-A17	ADDRESS
DO-D7	DATA
DIN	DATA INPUT
DOUT	DATA OUTPUT
1/0	INPUT/OUTPUT
1/0	

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94730
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 34

6.5.1 <u>Timing limits</u>. The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

6.5.2 Waveforms.

Waveform symbol	Input	Output
	MUST BE VALID	WILL BE VALID
	CHANGE FROM H TO L	WILL CHANGE FROM H TO L
_/////	CHANGE FROM L TO H	WILL CHANGE FROM L TO H
XXXXXXX	DON'T CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
		HIGH IMPEDANCE

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the three major microcircuit requirements documents (MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique part numbers. The three military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique part number. By establishing a one part number system covering all three documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN under new system	Manufacturing source listing	Document
New MIL-H-38534 Standard Microcircuit Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standard Microcircuit Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standard Microcircuit Drawings	5962-XXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94730
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 35

BUFFER SWITCHING CHARACTERISTICS

Test	Symbol	Conditions	Group A	Device	Lim	its	Unit
name in the state of the state of the state of the state of the state of the state of the state of the state of		-55° C ≤ T _C ≤ +125°C 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	subgroups	type	Min	Max	
TBUF driving a horizontal Longline (L.L.) I to L.L. while T is low (buffer active)	^T I01	See note.	N/A	ALL		13	ns
TBUF driving a horizontal Longline (L.L.) I going low to L.L. going from resistive pull up high to active low, (TBUF configured as open drain	T ₁₀₂		N/A	ALL		13.5	ns
T going low to L.L. active and valid	Ton		N/A	ALL		15.1	ns
T to L.L. inactive	T _{OFF}		N/A	ALL		3	ns
T going high to L.L. (inactive) with single pull-up resistor	T _{PUS}		N/A	ALL		36 	ns
T going high to L.L. (inactive) with pair of pull-up resistors	T _{PUF}		N/A	ALL		17	ns

NOTE: These values are typical. They are not tested, characterized, or guaranteed but are derived from benchmark timing patterns.

6.7 Sources of supply.

- 6.7.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.7.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-94730
		REVISION LEVEL	SHEET 36

STANDARDIZED MILITARY DRAWING SOURCE APPROVAL BULLETIN

DATE: 94-11-21

Approved sources of supply for SMD 5962-94730 are listed below for immediate acquisition only and shall be added to MIL-BUL-103 during the next revision. MIL-BUL-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-EC. This bulletin is superseded by the next dated revision of MIL-BUL-103.

Vendor CAGE number	Vendor similar PIN <u>1</u> /
68994	XC4013-10PG223B
68994	xc4013-10cB228B
68994	XC4013-10CB228B
68994	XC4013-6PG223B
68994	xc4013-6c8228B
68994	xc4013-6cB228B
	CAGE number 68994 68994 68994 68994

1/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

68994

Vendor name and address

Xilinx, Incorporated 2100 Logic Drive San Jose, CA 95124

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.