THIS REVIS	ION DES	NOTICE CRIBED BELOW H	OF REVISION AS BEEN AUTH	•	DOCUMENT LISTED	1. DATE (YYMMDD) 96-10-04	Form Approved OMB No. 0704-0188
Public reporting sources, gatherinestimate or any of Headquarters Se	burden for thing and main other aspect	nis collection is estimated that in the data needed, the data needed, of this collection of information Operate for Informatio	to average 2 hours point on average 2 hours point on and reading suggerations and Reports	er response, including the to eviewing the collection of the estions for reducing this but 1215, lefferson Davis Hid	ime for reviewing instruction formation. Send comment rden, to Department of De twey Suite 1204. Adjustos	ons, searching existing data is regarding this burden fense, Washingtion n, VA 22202-4302, and to the MITO THE GOVERNMENT ORM.	2. PROCURING ACTIVITY NO.
Office of Manage PLEASE DO NO ISSUING CONT	ment and B T RETURN RACTING O	udget, Paperwork Reducti YOUR COMPLETED FOI FFICER FOR THE CONT	on Project (0704-018 RM TO EITHER OF T RACT/ PROCURING	8), Washington, DC 20503 HESE ADDRESSED, RE ACTIVITY NUMBER LIST	TURN COMPLETED FOR FED IN ITEM 2 OF THIS F	M TO THE GOVERNMENT ORM.	3. DODAAC
4. ORIGINAT	OR			(Street, City, State, Z pply Center Columbu Street		5. CAGE CODE 67268	6. NOR NO. 5962-R008-97
a. TYPED NA Last)	AME (Firs	t, Middle Initial,		H 43216-5000		7. CAGE CODE 67268	8. DOCUMENT NO. 5962-94712
9. TITLE OF					10. REVISION LE	TTER	11. ECP NO.
		EMORY, DIGITAL C LITHIC SILICON	MOS, PROGRA	MMABLE LOGIC	a. CURRENT A	b. NEW B	
12. CONFIGI All	JRATION	ITEM (OR SYSTEM	M) TO WHICH E	CP APPLIES	·* · · · · · · · · · · · · · · · · · ·		
13. DESCRIP	TION OF	REVISION					
	Revis Revis Rev st	ion level block;	column; add " add "96-10-0 number 1 del delete "A", a	4". ete "A" and add " nd add "B".	B", and above she	et number 15 add "B"	
Sheet 15:	"Chara	acterization data eter."	is taken ini			eplace it with the f cess change which ma	
	Revisi	ion level block;	add "B".				
14. THIS SEC	CTION FO	OR GOVERNMENT	USE ONLY				
a. (X one)	Х	(1) Existing docum	nent supplement	ed by the NOR may	oe used in manufact	ure.	
		(2) Revised docum	nent must be rec	eived before manufa	cturer may incorpora	ite this change.	
	· · · · · · · · · · · · · · · · · · ·	(3) Custodian of m	aster document	shall make above re	vision and furnish re	vised document.	* A.
b. ACTIVITY	AUTHOR	IZED TO APPROVE				(First, Middle Initial, Lasi	<i>t</i>)
DSCC-VAS	I.				Ray Monnin		
d. TITLE		 		e. SIGNATURE	1,		f. DATE SIGNED
Microelectro	onics Tea	m Chief	·	Ray Monnin			(YYMMDD) 96-10-04
15a. ACTIVIT	Y ACCO	MPLISHING REVIS	ION	b. REVISION COM	PLETED (Signature)		c. DATE SIGNED
DSCC-VAS				Kenneth S. Rice			(YYMMDD) 96-10-04

	NOTICE OF F	REVISION (NOR)		1. DATE (YYMMDD) 95-06-16	Form Approved OMB No. 0704-0188
This revisi	on described below has been	authorized for the document	t listed.		
Public report the time for data needed, this burden	ting burden for this colled reviewing instructions, se and completing and reviewi estimate or any other aspec	tion is estimated to average arching existing data source ng the collection of information of this collection of information Herbinston Herbins	e 2 hours per respect, gathering and commentation. Send commentation, includes	oonse, including maintaining the ents regarding assignment of the contract of Directorate	2. PROCURING ACTIVITY NO.
for Informat for Informat 22202-4302, Washington, RETURN COMPL ACTIVITY NUM	ion Operations and Reports, and to the Office of Manage DC 20503. PLEASE DO NOT RE ETED FORM TO THE GOVERNMENT BER LISTED IN ITEM 2 OF THI	tion is estimated to average arching existing data source on the collection of information to this collection of information because washingtion Heiment and Budget, Paperwork TURN YOUR COMPLETED FORM TO ISSUING CONTRACTING OFFICE S FORM.	By, Suite 1204, An Reduction Project EITHER OF THESE A R FOR THE CONTRACT	Cington, VA (0704-0188), ADDRESSED, CONTROLURING	3. DODAAC
4. ORIGINATO	·	b. ADDRESS (Street, City,		5. CAGE CODE 67268	6. NOR NO. 5962-R153-95
a. TYPED NAM Last)	E (First, Middle Initial,	1507 Wilmington Pike Dayton, OH 45444-5270		7. CAGE CODE 67268	8. DOCUMENT NO.
Defense Ele	ctronics Supply Center			L	5962-94712
9. TITLE OF	DOCUMENT		10. REVISION LET	TTER	11. ECP NO.
MICROCIRCUI	T, MEMORY, DIGITAL, CMOS, P	ROGRAMMABLE LOGIC ARRAY,	a. CURRENT	b. NEW	
MONOLITHIC S	ILICON		a. CURRENT		
		·		A	L.
12. CONFIGUR	ATION ITEM (OR SYSTEM) TO W	HICH ECP APPLIES			
13. DESCRIPT	ION OF REVISION				
Sheet 1:	Revisions ltr column; add Revisions description colu Revisions date column; add Revision level block; add Rev status of sheets; For	mn; add "Changes in accorda i "95-06-16". "A".	nce with NOR 5962-	-R153-95".	
Sheet 6:	Input capacitance C _{IN} cha Revision level block; add	ange the max column from 15	to 16.		
-					
14. THIS SEC	TION FOR GOVERNMENT USE ON	-Y			
a. (X one)	X (1) Existing of	ocument supplemented by the	NOR may be used	in manufacture	· · · · · · · · · · · · · · · · · · ·
21 (7) 01107			•		
	(2) Revised do	ocument must be received bef	ore manufacturer	may incorporate th	is change.
	(3) Custodian	of master document shall ma	ke above revision	and furnish revise	ed document.
b. ACTIVITY	AUTHORIZED TO APPROVE CHANC	And the figure of the control of the	1	First, Middle Init	
DESC-	ELDS		Kenneth S. Ri	ce.	
d. TITLE		a SIGNATURE	Remetil 3, Ki	 	
G. IIILE		e. SIGNATURE		f. DATE SIGNED (YYMMDD)	
Microelect	ronics Branch Chief	Michael A Enve		95-06-16	
		Michael A. Frye		 	
ioa. AUTIVIT	Y ACCOMPLISHING REVISION	b. REVISION COMPLETED (Sig	nature)	c. DATE SIGNED (YYMMDD)	

DESC-ELDS


95-06-16

Kenneth S. Rice

			· · · · · · · · · · · · · · · · · · ·					R	EVIS	IONS										
LTR					D	ESCR	IPTI	ON					D	ATE	(YR-MC)-DA)		APPR	OVED	
REV				T		Ī									<u> </u>					
SHEET																				
REV																				
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34
REV STATU			-	RE SH	V EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				1	ARED B				···	Di	EFENS					PPLY 454	CENT	TER		
STAI MICROO DRA		TIU:		İ	KED BY							·			,			 		
THIS DRAWING FOR USE BY A AND AGENC DEPARTMENT	LL DEF	PARTMEI	NTS		OVED B					PRO		MMAI						L, (
AMSC N/A				DRAW			. DATE						·					·	· ·	
				REVI	94 SION L	-10-18 EVEL	5			SIZ A	Ε		726			5 9	62-	9471	.2	
										SHE	ET 1			OF		34		:	een tiin to in	

1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q and M) and space application (device class V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device class M RHA marked devices shall meet the MIL-I-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 Device type(s). The device type(s) shall identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>	Access time
01	4003A-10	3000 gate programmable array 3000 gate programmable array	10 ns
02	4003A-6		6 ns

1.2.2 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

м

Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883

Q or V

Certification and qualification to MIL-I-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	CMGA5-P120	120	Pin grid array package
Y	See figure 1	100	Quad flat package
Z	See figure 1	100	Quad flat package

1.2.4 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-94712
		REVISION LEVEL	SHEET 2

1.3 Absolute maximum ratings. 1/2/ -65°C to +150°C 1.4 Recommended operating conditions. Case operating temperature range (T_c) -55°C to +125°C 1.5 Digital logic testing for device classes Q and V. Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012) 4/ percent 2. APPLICABLE DOCUMENTS Government specification, standards, bulletin, and handbook. Unless otherwise specified, the following specification, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein. **SPECIFICATION MILITARY** MIL-I-38535 - Integrated Circuits, Manufacturing, General Specification for. **STANDARDS** MILITARY MIL-STD-883 - Test Methods and Procedures for Microelectronics. - Configuration Management. MIL-STD-973 MIL-STD-1835 - Microcircuit Case Outlines. BULLETIN MILITARY MIL-BUL-103 - List of Standardized Military Drawings (SMD's). HANDBOOK **MILITARY** MIL-HDBK-780 - Standardized Military Drawings. (Copies of the specifications, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.) Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. All voltage values in this drawing are with respect to V_{SS} . Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883. 4/ Values will be added when they become available. SIZE 5962-94712 STANDARD MICROCIRCUIT DRAWING A DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 REVISION LEVEL SHEET 3

2.2 <u>Non-government publications</u>. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicition.

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192-88 - Standard guide for the measurement of single event phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103.)

ELECTRONIC INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17 - A Standardized Test Procedure for the Characterization of Latch-up in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronics Industries Association, 2001 Pennsyvania Street, N.W., Washington D.C. 20006.)

(Non-government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V and herein.
 - 3.2.1 Case outline. The case outline shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Radiation exposure circuit. The radiation exposure circuit will be provided when RHA product becomes available.
 - 3.2.4 Logic block diagram. The logic block diagram shall be as specified on figure 3.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-I-38535.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94712
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 4

- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.2 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change for device class M. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-I-38535, appendix A).

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein). For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 and the device manufacturer's QM plan.
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Delete the sequence specified as initial (preburn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
- b. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class M, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- c. Interim and final electrical parameters shall be as specified in table II herein.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94712
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 5

TABLE I. <u>Electrical performance characteristics</u>.

Test	Symbol	Conditions $4.5 V \le V_{CC} \le 5.5 V$	Group A subgroups	Device type	Li	imits	Unit
		-55°C ≤ T _C ≤ +125°C unless otherwise specified			Min	Max	
High level output voltage	v _{он}	V _{CC} = 4.5 V, I _{OH} = -4.0 mA	1,2,3	ALL	2.4		V
Low level output voltage 1/	V _{OL}	V _{CC} = 5.5 V, I _{OL} = 8.0 mA,	1,2,3	All		0.4	ν
Quiescent LCA supply current <u>2</u> /	^I cco	v _{cc} = v _{iN} = 5.5 v	1,2,3	ALL		50	mA
Input leakage current	IIL	V _{IN} = 0 V and 5.5 V, V _{CC} = 5.5 V	1,2,3	All	-10	+10	μΑ
Pad pull-up current (when selected)	IRIN	V _{IN} = 0 V	1,2,3	ALL		0.5	mA ·
Horizontal long line pull-up current (when selected)	I _{RLL}	At logic low	1,2,3	ALL		2.5	mA
Input capacitance	CIN	See 4.4.1e	4	ALL		15	pF
Functional test	FT	See 4.4.1c	7,8A,8B	ALL			
Interconnect +	t _{B1}		9,10,11	- 01		136.6	ns
tpID + tops + tILO				02		96.6	
Interconnect +	t _{B2}		9,10,11	01		116.6	ns
t _{PID} + t _{HHO} + t _{OPS}		<u>.</u>		02		106.6	
Interconnect +	t _{B3}	·	9,10,11	01		176.6	ns
tPID + tOPS + tIHO				02		116.6	1
Interconnect +	t _{B4}		9,10,11	01		186.6	ns
tpID + tops + trio		*** **		02		126.6	
Interconnect +	t _{B5}	1.	9,10,11	01		21.6	ns
tcKO + tICK + tCKI				02		12.6	1
Interconnect +	t _{B6}		9,10,11	01		19.6	ns
tcKO + tHHCK + tCKHH				02		13.6	1
Interconnect +	t _{B7}		9,10,11	01		25.6	ns
tcko + tihck + tckih				02		14.6	

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94712
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 6

Test	Symbol	Conditions $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$	Group A subgroups	Device type	Li	imits	Unit
		$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{C} \leq +125^{\circ}\text{C}$ unless otherwise specified			Min	Max	
Interconnect + t _{CKO}	t _{B8}		9,10,11	01		17.6	ns
+ tDICK + tCKDI				02		10.6	
Interconnect + t _{CKO}	t _{B9}		9,10,11	01		22.6	ns
+ tecck + tckec				02		13.6	
Interconnect + t _{PID} + t _{OPS} + t _{OPCY} +	^t B10		9,10,11	01		188.7	ns
tsum - t _{BYP}				02		152.7	
Interconnect + tota	t _{B11}		9,10,11	01	·	217.4	ns
tops + tascy fill				02		163.4	
Interconnect + tpin	t _{B12}		9,10,11	01		119	ns
tops + tincy + tsum				02		99	
	t _{B13}		9,10,11	01		64.2	ns
Interconnect + t _{PID} + t _{OPS} + t _{INCY} + t _{SUM} + t _{BYP}				02		52.2	
WIDE DECODER SWITCHIN	G CHARACTI	ERISTICS	! <u> </u>	<u>.l.,</u>		<u></u>	
Full length, both pull-ups inputs from IOB I-pins	TWAF	See figures 4 and 5 as applicable. 3/	4/	ALL	· · · · · · · · · · · · · · · · · · ·	9	ns
Full length, both pull-ups inputs from internal logic	T _{WAFL}		4/	All		12	ns
Half length, one pull-up inputs from IOB I-pins	TWAO		<u>4</u> /	All		9	ns
Half length, one pull-up inputs from internal logic	TWAOL		4/	ALL		12	ns
CLB SWITCHING CHARACT	ERISTICS		**************************************	<u> </u>	· · · · · · · · · · · · · · · · · · ·		
Combinatorial delay	TILO	See figures 4 and 5,	<u>5</u> /	01	· · · · · · · · · · · · · · · · · · ·	10	ns
F/G inputs to X/Y outputs		as applicable.		02	The state of the state of	6	
Combinatorial delay	ТІНО		<u>5</u> /	01		14	ns
F/G inputs via H' to X/Y outputs				02		8	
Combinatorial delay	Тнно		<u>5</u> /	01		8	ns
C inputs via H' to X/Y outputs	nno			02		7	
See footnotes at end o	of table.						
MICROC:		DRAWING	SIZE				5962-9471
	RONICS, OHIO	SUPPLY CENTER 45444		REVISIO	N LEVE	L S	HEET

Test	Symbol Conditions $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$	Conditions 4.5 V ≤ V ₋ ≤ 5.5 V	Group A subgroups	Device type	Li	mits	Unit
		$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{C} \leq +125^{\circ}\text{C}$ unless otherwise specified			Min	Max	
CLB SWITCHING CHARAC	TERISTICS	- Continued.					
CLB fast carry logic operand	TOPCY	See figures 4 and 5, as applicable	<u>6</u> /	01		8	ns
inputs (F1,F2,G1, G4) to COUT		as apprivable		02		7	
CLB fast carry logic add/	TASCY		<u>6</u> /	01		11	ns
subtract input (F3) to COUT				02		8	
CLB fast carry logic	TINCY		<u>6</u> /	ALL		6	ns
initialization inputs (F1,F3) to ^C OUT			-				
CLB fast carry	TSUM		<u>6</u> /	01		12	ns
logic C _{IN} through function generators to X/Y outputs				02		8	
CLB fast carry logic C _{IN} to	TBYP		<u>6</u> /	01		3	ns
OUT' bypass function generators				02		2	
Sequential delays	тско		<u>5</u> /	01		9	ns
clock K to outputs Q	ļ. !			02		5	
Set-up time before	TICK		<u>5</u> /	01	11		ns
clock K, F/G inputs				02	6		
Set-up time before clock K,	^T IHCK		<u>5</u> /	01	15		ns
F/G inputs via H'				02	8		
Set-up time before clock K,	^Т ннск		<u>5</u> /	01	9		ns
C inputs via H1				02	7		
Set-up time before clock K,	TDICK		<u>5</u> /	01 02	7		ns
C inputs via DIN						<u> </u>	
Set-up time before clock K,	TECCK		<u>5</u> /	01	12		ns

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94712
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 8

Test	Symbol	Conditions $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$	Group A subgroups	Device type	Lin	nits	Unit
	$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{C} \leq +125^{\circ}\text{C}$ unless otherwise specified			Min	Max		
CLB SWITCHING CHARAC	TERISTICS	- Continued.					
Set-up time before clock K,	TRCK	See figures 4 and 5, as applicable	4/	01	10		ns
C inputs via S/R, going low (inactive)				92	6		
Set-up time before clock K, CIN input via FING'	^T ccK		<u>4</u> /	ALL	8		ns
Set-up time before clock K, C _{IN} input via F'/G' and H'	тснск		<u>4</u> /	All	10		ns
Hold time after clock K, F/G inputs	TCKI		<u>5</u> /	ALL	0		ns
Hold time after clock K, F/G inputs via H'	тскін		<u>5</u> /	ALL	0		ns
Hold time after clock K, C inputs via H1	^Т скнн		<u>5</u> /	ALL	0		ns
Hold time after clock K, C inputs via DIN	^T CKDI		5/	ALL	0		ns
Hold time after clock K, C inputs via EC	T _{CKEC}		<u>5</u> /	ALL	0		ns
Hold time after clock K, C inputs via S/R, going low (inactive)	^T CKR		<u>4</u> /	ALL	0		ns
Clock high time	тсн		4/	01	5.5		ns
				02	5		
Clock low time	TCL		<u>4</u> /	01	5.5		ns
Set/Reset direct	T _{RPW}		<u>4</u> /	01	6		ns
width (high)	KPW	and the second second	-	02	5	-	+

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94712
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 9

TABLE I. <u>Electrical performance characteristics</u> - continued.

Test	Symbol	Conditions $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$	Group A subgroups	Device type	Li	imits	Unit
		$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{C} \leq +125^{\circ}\text{C}$ unless otherwise specified			Min	Max	
CLB SWITCHING CHARAC	TERISTICS	- continued.			***************************************		
Set/Reset direct	TRIO	See figures 4 and 5,	<u>5</u> /	01		15	ns
delay, from C to Q		as applicable.		02		9	
Master set/reset	T _{MRW}		<u>4</u> /	01	24		ns
width (high or low)				02	21		
Master set/reset delay from	T _{MRQ}		<u>4</u> /	01		37	ns
global set/reset net to Q				02		33	
CLB SWITCHING CHARAC	TERISTICS	(RAM OPTION)			l,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		<u> </u>
Read operation, address read	TRC	See figures 4 and 5, as applicable. 7/	<u>8</u> /	01	12		ns
cycle time (16 X 2)				02	7		
Read operation, address read	TRCT		8/	01	15		ns
cycle time (32 X 1)				02	10		
Read operation data valid after	TILO		<u>8</u> /	01		10	ns
address change (no write enable) (16 X 2)				02		6	
Read operation data valid after	TIHO		<u>8</u> /	01		14	ns
address change (no write enable) (32 X 1)				02		8	
Read during write, clocking data into flip flop	ТІСК		<u>8</u> /	01	11		ns
address setup time before clock K (16 X 2)				02	6		
Read during write, clocking data into flip flop	тінск		<u>8</u> /	01	15		ns
address setup time before clock K (32 X 1)				02	8		

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94712
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 10

TABLE I. <u>Electrical performance characteristics</u> - continued.

Test	Symbol	Conditions $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$	Group A subgroups	Device type	Li	mits	Unit
		$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{C} \leq +125^{\circ}\text{C}$ unless otherwise specified			Min	Max	1
CLB SWITCHING CHARAC	TERISTICS	(RAM OPTION) - Continued.	landarina di kacampanjih yajirani				·· ··································
Read during write, data valid after	т _{wo}	See figures 4 and 5, as applicable 7/	<u>8</u> /	01		15	ns
WE going active (16 X 2)				02		12	
Read during write, (DIN stable	TwoT		<u>8</u> /	01		27	ns
before WE) (32 X 1)				02		15	
Read during write, data valid after	T _{DO}		<u>8</u> /	01		19	ns
DIN (16 X 2)				02		11	
Read during write, (DIN change	Трот		<u>8</u> /	01		22	ns
during WE) (32 X 1)				02		14	
Read during write, clocking data into flip flop,	TWCK		<u>8</u> /	01	15		ns
WE setup time before clock K (16 X 2)				02	12		
Read during write, clocking data into flip flop,	Twckt		<u>8</u> /	01	27		ns
WE setup time before clock K (32 X 1)				02	15		
Read during write, clocking data into flip flop,	TDCK		<u>8</u> /	01	19		ns
data setup time before clock K (16 X 2)				02	11		
Read during write, clocking data into flip flop,	^T DCKT		<u>8</u> /	01	22		ns
data setup time before clock K (32 X 1)				02	14		
Write operation, address write	Twc		<u>8</u> /	01	16		ns
cycle time (16 X 2)				02	9		1

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94712
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 11

TABLE I. <u>Electrical Performance Characteristics</u> - continued.

Test	Symbol	Conditions $4.5 V \leq V_{CC} \leq 5.5 V$	Group A subgroups	Device type	Li	mits	Unit
	4.5 $V \le V_{CC} \le 5.5 V$ -55°C $\le T_C \le +125°C$ unless otherwise specified	•		Min	Max		
CLB SWITCHING CHARAC	TERISTICS	(RAM OPTION) - Continued.					
Write operation, address write	TwcT	See figure 4 and 5, as applicable 7/	<u>8</u> /	01	16		ns
cycle time (32 X 1)				02	9		
Write operation, write enable	Тир		8/	01	12		ns
pulse width (high) (16 X 2)			·	02	5		
Write operation, write enable	T _{WPT}		<u>8</u> /	01	12		ns
pulse width (high) (32 X 1)				02	5		
Write operation, address setup	^T as		<u>8</u> /	ALL	2		ns
time before beginning of WE (16 X 2)							
Write operation, address setup time before	TAST		8/	All	2		ns
beginning of WE (32 X 1)							
Write operation, address hold time after end of WE	ТАН		<u>8</u> /	ALL	2		ns
(16 X 2)							
Write operation, address hold time	TAHT		<u>8</u> /	ALL	2		ns
after end of WE (32 X 1)							
Write operation, DIN setup time	TDS		8/	ALL	4		ns
before end of WE (16 X 2)							
Write operation, DIN setup time before end of WE (32 X 1)	^T DST		8/	ALL	5		ns
Write operation, DIN hold time after end of WE	Трнт		8/	ALL	2		ns

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94712
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 12

TABLE I. <u>Electrical Performance Characteristics</u> - continued.

Test	Symbol	Conditions $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$	Group A subgroups	Device type	L	imits	Unit
	4.5 V ≤ V _{CC} ≤ 5.5 V -55°C ≤ T _C ≤ +125°C unless otherwise specified			Min	Max		
IOB SWITCHING CHARAC	TERISTICS				•		
Input propagation delay, pad to I1, I2	T _{PID}	See figures 4 and 5 as applicable. <u>9</u> / <u>10</u> /	<u>5</u> /	ALL		4	ns
Input propagation delay, pad to I1, I2, via	T _{PLI}		4/	01		13	ns
transparent latch (fast)				02		8	
Input propagation delay, pad to	T _{PDLI}		<u>4</u> /	01		30	ns
I1, I2, via transparent latch (with delay)				02		26	
Input propagation delay, clock (IK)	TIKRI		<u>4</u> /	01		8.5	ns
to I1, I2, (flip-flop)			٠	02		8	
Input propagation delay, clock (IK)	^T IKLI		<u>4</u> /	01		9	ns
to I1, I2, (latch enable)				02		8	
Setup time, pad to clock	^T PICK	See figures 4 and 5 as applicable.	<u>4</u> /	01	9		ns
(IK), fast		<u>9</u> / <u>10</u> / <u>11</u> /		02	7		ļ
Setup time, pad to clock	TPICKD		<u>4</u> /	01	35	<u> </u>	ns
(IK), with delay				02	25		
Hold time, pad to clock (IK), fast	^T IKPI		<u>4</u> /	ALL		1	ns
Hold time, pad to clock (IK), with delay	TIKPID		4/	ALL		negative	ns
Output propagation	TOKPOF	See figures 4 and 5	4/	01		11	ns
delay clock (OK) to pad, (fast)		as applicable. 9/ <u>10</u> /		02		7.5	1
Output propagation delay output (0)	TOPF		4/	01		10	ns
to pad (fast)				02	1	9	1

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94712
DAYTON, OHIO 45444		REVISION LEVEL	SHEET

TABLE I. <u>Electrical Performance Characteristics</u> - continued.


Test	Symbol	Conditions $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$	Group A subgroups	Device type	L	imits	Unit
		4.5 $V \le V_{CC} \le 5.5 V$ $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ unless otherwise specified			Min	Max	
IOB SWITCHING CHARAC	TERISTICS	- continued					
Output propagation delay 3-state to	T _{TSHZF}	See figures 4 and 5 as applicable.	<u>4</u> /	01		10	ns
pad begin hi-Z (fast)		9/ 10/		02		9	
Output propagation	T _{TSONF}		<u>4</u> /	01		15	ns
delay 3-state to pad active and valid (fast)				02		13	
Additional delay,			<u>4</u> /	01		2.5	ns
for medium fast outputs		:		02		2	
Additional delay,			<u>4</u> /	01		5	ns
for medium slow outputs				02		4	
Additional delay, for slow outputs			<u>4</u> /	01		7.5	ns
for stow outputs				02		6	
Setup time, output (0) to	Тоок		<u>4</u> /	01	13		ns
clock (OK)				02	8		
Hold time, output (0) to clock (OK)	токо		4/	ALL		0	ns
Clock high or low	T _{CH} /T _{CL}		4/	01	6		ns
time	/T _{CL}			02	5		1
Global set/reset delay from GSR	T _{RRI}		4/	01		20	ns
net through Q to I1, I2				02		14.5	1
Global set/reset	T _{RPO}		<u>4</u> /	01		23	ns
delay from GSR net to pad				02		18	1
Global set/reset GSR width	T _{MRW}		4/	ALL	21		ns


STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94712
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 14

TABLE I. Electrical Performance Characteristics - continued.

- 1/ With 50 percent of the outputs simultaneously sinking 8 mA.
- $\underline{2}'$ With no output current loads, no active input or long line pull-resistors, all package pins at V_{CC} or GND, and the LCA configured with a MakeBits "tie" option.
- $\overline{3}/$ These delays are specified from the decoder input to the decoder output. For pad-to-pad delays, add the input delay (T_{OPF}) and output delay (T_{OPF}).
- 4/ Parameter is not tested but is guaranteed by characterization data which is taken at initial device introduction, prior to the introduction of significant changes, and at least twice yearly.
- Parameter is not directly tested. Devices are first 100 percent functionality tested. Benchmark patterns (t_{B1} t_{B13}) are then used to determine the compliance of this parameter. Characterization data is taken at initial device introduction, prior to the introduction of significant changes, and at least twice yearly to monitor correlation between benchmark patterns and this parameter.
- $\underline{6}$ / Benchmark patterns ($t_{B1} t_{B13}$) are used to determine compliance to this parameter.
- 7/ Timing for the 16 X 1 RAM option is identical to 16 X 2 RAM timing.
- 8/ Values indicated are guaranteed by characterization data if application note, provided by manufacturer, is followed. If application note is not followed, indicated values are typical only.
- Timing is measured at pin threshold, with 50 pF external capacitive loads including test fixture. Slew rate limited output rise/fall times are approximately two times longer than fast output rise/fall times. A maximum total external capacitive load for simultaneous fast mode switching in the same direction is 200 pF per power/ground pin pair. For slew rate limited outputs this total is two times larger. Exceeding this maximum capacitive load can result in ground bounce of greater than 1.5 V amplitude, less than 5 ns duration, which might cause problems when the LCA drives clocks and other asynchronous signals.
- 10/ Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the internal pull-up or pull-down resistor or alternatively configured as a driven output or be driven from an external source.
- 11/ Input pad setup times and hold times are specified with respect to the internal clock (IK). To calculate system setup time, subtract clock delay (clock pad to IK) from the specified input pad setup time value, but do not subtract below zero. "Negative" hold time means that the delay in the input data is adequate for the external system hold time to be zero, provided the input clock uses the global signal distribution from pad to IK.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94712
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 15






NOTES:

- 1. Top side mark location, product mark is located on the bottom side of package; i.e., lid side facing down. When mounted in this position, the pin out is clockwise.
- 2. Dimensions are in inches.
- 3. The US government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.
- 4. The leads of this package style shall be protected from mechanical distortion and damage such that dimensions pertaining to relative lead/body "true positions" and lead "coplanarity" are always maintained until the next higher level package attachment process is complete. Package lead protection mechanisms (tie bars) are shown on the drawing for reference only. When microcircuit devices contained in this package style are shipped for use in Government equipment, or shipped directly to the Government as spare parts or mechanical qualification samples, lead "true position" and "coplanarity" protection shall be in place.

FIGURE 1. Case outlines.


STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94712
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 16




Inches	· mm	Inches	mm	- [
.002	0.05	.043	1.09	-
.005	0.12	i .115	2.92	i
.006	0.15	. 2580	6.55	i
.008	0.20	.600	15.24	i
.010	0.25	.750	19.05	i
.0175	0.44	1.290	32.76	i
.020	0.50	1.500	38.10	i
.025	0.63	2.300	58.42	i
.035	i 0.88	į.		i

FIGURE 1. <u>Case outlinse</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	5962-94712
		REVISION LEVEL






NOTES:

- Top side mark location, product mark is located on the lid side of package; i.e., lid side facing up.
 When mounted in this position, the pin out is counterclockwise.
- 2. Dimensions are in inches.
- 3. The US government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.
- 4. The leads of this package style shall be protected from mechanical distortion and damage such that dimensions pertaining to relative lead/body "true positions" and lead "coplanarity" are always maintained until the next higher level package attachment process is complete. Package lead protection mechanisms (tie bars) are shown on the drawing for reference only. When microcircuit devices contained in this package style are shipped for use in Government equipment, or shipped directly to the Government as spare parts or mechanical qualification samples, lead "true position" and "coplanarity" protection shall be in place.

FIGURE 1. <u>Case outlinse</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94712
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 18



Inches	mm	Inches	mm	1
.002	0.05	.043	1.09	
.005	0.12	.115	2.92	- 1
.006	0,15	.2580	6.55	1
.008	0.20	.600	15.24	İ
.010	0.25	.750	19.05	İ
.0175	0.44	1.290	32.76	Ì
.020	0.50	1.500	38.10	į
.025	0.63	2.300	58.42	i
.035	0.88	İ	İ	İ

FIGURE 1. <u>Case outlinse</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94712
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 19

Case outline X

Device type	All	Device type	ALL	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
A1 A2 A3 A4 A5 A6 A7 A8 A10 A11 A12 A13 B1 B2 B3 B4 B6 B7 B8 B9 B10 C1 C2 C4 C5 C6 C7 C7 C7 C10 C11 C12 D3	NC NC NC I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	011 012 013 E1 E12 E13 F12 F13 G12 G13 H11 H12 H13 J11 J12 J13 K11 K12 K13 L1	VCC 1/0 1/0 1/0 NC NC NC 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0	L2 L4 L5 L6 7 L8 9 L110 L112 L13 M1 M1 M1 M1 M1 M1 M1 M1 M1 M1 M1 M1 M1	I/O (AO, WS) VCC CCLK NC I/O (D2) GND I/O NC VCC DONE SGCK3 (I/O) I/O NC O (TDO) SGCK4 (DOUT, I/O) NC I/O (D1) I/O VCC I/O (D4) I/O (D5) I/O (D6) I/O (D7) (PROG) I/O PGCK4 (A1, I/O) I/O (RCLK-BUSY/RDY) I/O I/O (RS) I/O (D3) I/O I/O (CSO) I/O NC PGCK3 (I/O)

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94712
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 20

Case outline Y and Z

Device type	ALL	Device type	ALL	Device type	ÅLL
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	GND PGCK1 (A16, I/O) I/O (A17) I/O (TDI) I/O (TCK) I/O (TMS) I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51	I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84	I/O I/O (D4) I/O (D4) I/O VCC GND I/O (D3) I/O (RS) I/O I/O (D2) I/O I/O (D1) I/O (RCLK-BUSY/RDY) I/O (D0, D1N) SGCK4 (DOUT, I/O) CCLK VCC O (TDO) GND I/O (AO, WS) PGCK4 (A1, I/O) I/O (CS1, A2) I/O (A4) I/O (A5) I/O
29 30	I/O (LDC)	57 58 59	I/O (D5) I/O (CSO) I/O	85 86 87 88	I/O I/O (A6) I/O (A7) GND

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94712
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 21




FIGURE 3. Logic block diagrams.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94712
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 22

CONFIGURABLE LOGIC BLOCK (CLB)




FIGURE 3. Logic block diagrams - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94712
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 23

Fast carry logic in each CLB

CLB function generator used as read/write memory cells




FIGURE 3. Logic block diagrams - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94712
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 24




FIGURE 3. Logic block diagrams - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94712
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 25




FIGURE 4. Timing diagrams and switching characteristics.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE		5962-94712
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 26

CONFIGURABLE LOGIC BLOCK (CLB) SWITCHING CHARACTERISTICS





FIGURE 4. Timing diagrams and switching characteristics - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94712
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 27








FIGURE 4. Timing diagrams and switching characteristics - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94712
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 28



Circuit A



Circuit B

FIGURE 5. Load circuit.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94712
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 29

- 4.3 Qualification inspection for device classes Q and V. Qualification inspection for device class Q shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.
 - 4.4.1 Group A inspection.
 - a. Tests shall be as specified in table IIA herein.
 - b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
 - c. For device class M subgroups 7, 8A and 8B tests shall consist of verifying functionality of the device. These tests form a part of the vendors test tape and shall be maintained and available upon request. For device classes Q and V subgroups 7, 8A and 8B shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
 - d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's technical review board (TRB) in accordance with MIL-I-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on 5 devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC standard number 17 may be used for reference.
 - e. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is five devices with no failures, and all input and output terminals tested.
- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein. Delta limits shall apply only to subgroup 1 of group C inspection and shall consist of tests specified in table IIB herein.
 - 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_{\Delta} = +125^{\circ}C$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-I-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94712
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 30

TABLE IIA. Electrical test requirements. 1/2/3/4/5/6/7/

Line	Test	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgro (in accorda MIL-I-38535,	nce with
no.	requirements	Device class M	Device class Q	Device class V
1	Interim electrical parameters (see 4.2)			1,7,9
2	Static burn-in (method 1015)	Required	Required	Required
3	 Same as line 1			1* A
4	Dynamic burn-in (method 1015)	Not required	Not required	Not required
5	Final electrical parameters	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9, 10,11
6	Group A test requirements	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11
7	Group C end-point electrical parameters	2,3,7, 8A,8B	1,2,3,7, 8A,8B	1,2,3,7, 8A,8B,9, 10,11 Δ
8 8 	Group D end-point electrical parameters	2,3, 8A,8B	 2,3, 8A,8B	2,3, 8A,8B
9	Group E end-point electrical parameters	1,7,9	1,7,9	1,7,9

7/ See 4.4.1d.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94712
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 31

 $[\]frac{1}{2}$ / Blank spaces indicate tests are not applicable. $\frac{2}{2}$ / Any or all subgroups may be combined when using high-speed testers. $\frac{3}{2}$ / Subgroups 7 and 8 functional tests shall verify the functionality of the device.

^{4/ *} indicates PDA applies to subgroup 1 and 7.

^{5/ **} see 4.4.1e.

 $[\]frac{6}{6}$ / Δ indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).

- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be M, D, R, and H and for device class M shall be M and D.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-I-38535, appendix A, for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C, after exposure, to the subgroups specified in table IIA herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

TABLE IIB. Delta limits at +25°C.

Parameter <u>1</u> /	Device types
	ALL
I _{CCO} standby	±1 mA of specified limit in table I.
IIL	±1 μA of specified limit in table I.

- 1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta.
- 4.5 <u>Delta measurements for device classes Q and V</u>. Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and 9.
- 4.6 <u>Programming procedures</u>. The programming procedures shall be as specified by the device manufacturer and shall be made available upon request.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V.
 - 6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-94712
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 32

- 6.4 Comments. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone (513) 296-5377.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-I-38535, MIL-STD-1331, and as follows:

V _{CC} V _{SS} CCLK	+5.0 V SUPPLY VOLTAGE
VSS	
CČĽK	
RDY/BUSY	During peripheral parallel mode configuration, this pin indicates when
	the chip is ready for another byte of data to be written into it. After
	configuration is complete, this pin becomes a user programmed I/O pin.
RCLK	
MO	MODE O
M1	MODE 1
M2	MODE 2
TDO	TEST DATA OUTPUT
TDI	
TCK	TEST CLOCK
TMS	
HDC	
LDC	
INIT	INIT
PGCK1-PGCK4	
CSO	
CS1	
WS	WRITE STROBE
RS	READ STROBE
AO-A17	ADDRESS
DO-D7	
DIN	DATA INPUT
DOUT	DATA OUTPUT
I/O	

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the four major microcircuit requirements documents (MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique part numbers. The four military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique part number. By establishing a one part number system covering all four documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

criteria.			
Military documentation format	Example PIN under new system	Manufacturing source listing	Document
New MIL-H-38534 Standard Microcircuit Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standard Microcircuit Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standard Microcircuit Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

6.7 Sources of supply.

- 6.7.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.7.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-94712
		REVISION LEVEL	SHEET 33

6.8 Additional Operating conditions.

BUFFER SWITCHING CHARACTERISTICS

Test Symbol Conditions		Group A	Device	Limits		Unit	
		-55°C ≤ T _C ≤ +125°C 4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	subgroups	type	Min	 Max	
TBUF driving a horizontal Longline (L.L.) I to L.L. while T is low (buffer active)	^T 101	See note. 	N/A	ALL		8.8	ns
TBUF driving a horizontal Longline (L.L.) I going low to L.L. going from resistive pull up high to active low, (TBUF configured as open drain	T102		N/A	ALL		9.3	ns
T going low to L.L. active and valid	T _{ON}		N/A	ALL		10.7	ns
T to L.L. inactive	T _{OFF}		N/A	ALL		3	ns
T going high to L.L. (inactive) with single pull-up resistor	T _{PUS}		N/A	ALL		 24 	ns
T going high to L.L. (inactive) with pair of pull-up resistors	T _{PUF}		N/A	ALL		11	ns

NOTE: These values are typical. They are not tested, characterized, or guaranteed but are derived from benchmark timing patterns.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-94712
		REVISION LEVEL	SHEET 34

STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 94-10-18

Approved sources of supply for SMD 5962-94712 are listed below for immediate acquisition only and shall be added to MIL-BUL-103 during the next revision. MIL-BUL-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-EC. This bulletin is superseded by the next dated revision of MIL-BUL-103.

		,
Standardized military drawing PIN	Vendor CAGE number	Vendor similar PIN <u>1</u> /
5962-9471201MXX	68994	XC4003A-10PG120B
5962-9471201MYX	68994	XC4003A-10CB100B
5962-9471201MZX	68994	XC4003A-10CB100B
5962-9471202MXX	68994	XC4003A-6PG120B
5962-9471202MYX	68994	XC4003A-6CB100B
5962-9471202MZX	68994	XC4003A-6CB100B

1/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE __number_ Vendor name and address

68994

Xilinx, Incorporated 2100 Logic Drive San Jose, CA 95124

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.