
THIS REVIS	SION DES		OF REVISION AS BEEN AUTH	ON (NOR) ORIZED FOR THE D	OCUMENT LISTED.	1. DATE (YYMMDD) 96-10-04	Form Approved OMB No. 0704-0188
Public reporting to sources, gathering estimate or any o	ourden for thi g and mainta ther aspect o	s collection is estimated to aining the data needed, an of this collection of informa	average 2 hours pe d completing and rev tion, including sugge	r response, including the tim riewing the collection of info stions for reducing this burd	ne for reviewing instructions, s rmation. Send comments reg en, to Department of Defense	searching existing data larding this burden by Washingtion	2. PROCURING ACTIVITY NO.
Office of Manage PLEASE DO NO ISSUING CONTR	rvices, Direct ment and Bu T RETURN Y RACTING OF	torate for information Ope dget, Paperwork Reductic OUR COMPLETED FOR FICER FOR THE CONTF	rations and Reports, on Project (0704-0188 M TO EITHER OF TI RACT/ PROCURING	1215 Jefferson Davis Highw b), Washington, DC 20503. HESE ADDRESSED. RETU ACTIVITY NUMBER LISTE	ne for reviewing instructions, s rmation. Send comments reg len, to Department of Defense vay, Suite 1204, Arlington, VA JRN COMPLETED FORM TO D IN ITEM 2 OF THIS FORM	D THE GOVERNMENT	3. DODAAC
4. ORIGINAT	OR		Defense Sup	Street, City, State, Zipoly Center Columbus	Code)	5. CAGE CODE 67268	6. NOR NO. 5962-R007-97
a. TYPED NA <i>Last)</i>	ME (First,	Middle Initial,	3990 Broad S Columbus,Oh	treet 1 43216-5000		7. CAGE CODE 67268	8. DOCUMENT NO. 5962-92305
9. TITLE OF	DOCUME	NT			10. REVISION LETT	ER	11. ECP NO.
		MORY, DIGITAL CN ITHIC SILICON	10S, PROGRAN	MABLE LOGIC	a. CURRENT C	b. NEW	
12. CONFIGU	JRATION	ITEM (OR SYSTEM) TO WHICH EC	P APPLIES			
13. DESCRIF	TION OF	REVISION					
Sheet :	Rev Rev Rev	isions date co status above	tion column; lumn; add "9 sheet number	; add "Changes : 96-10-04".	in accordance wi lete "C", and ad		/-97 " .
Sheet 15: Table I, footnote 6/ Delete the last sentence of this footnote and replace it with the following: "Characterization data is taken initially and after any design or process change which may affect this parameter." Revision level block; delete "C", and add "D".							
14. THIS SEC	CTION FO	R GOVERNMENT (JSE ONLY				
a. (X one)	Х	(1) Existing docume	ent supplemented	d by the NOR may be	used in manufacture.		
		(2) Revised docum	ent must be rece	ived before manufactu	rer may incorporate this	change.	
		(3) Custodian of ma	aster document s	hall make above revisi	on and furnish revised	document.	
b. ACTIVITY	AUTHORI	ZED TO APPROVE	CHANGE FOR	GOVERNMENT	c. TYPED NAME (Fir	rst, Middle Initial, Last)	
DSCC-VAS					Ray Monnin		
d. TITLE				e. SIGNATURE			f. DATE SIGNED (YYMMDD)
Microelectro	nics Team	n Chief		Ray Monnin			96-10-04
15a. ACTIVIT	Y ACCON	MPLISHING REVISION	ON	b. REVISION COMF	PLETED (Signature)		c. DATE SIGNED (YYMMDD)
DSCC-VAS Kenneth S. Rice 96-10-04				` ,			

									REVIS	IONS										
LTR					D	ESCF	RIPTIC	N					DA	ATE (Y	'R-MO-I	DA)		APPF	ROVE	D
Α		ed cha R 5962			ordan	ce with	h						94-	04-21			М	. A. Fr	ye	
В	Add	ed cha	anges	in acc	ordan	ce with	h						95-	06-16	}		M. A. Frye			
С	Add	NOR 5962-R155-945 Added device type 03. Editorial changes 95-09-26 throughout document.							М	M. A. Frye										
REV																				
SHEET																				
SHEET	C 15	C 16	C 17	C 18	C 19	C 20	C 21	C 22	C 23	C 24	C 25	C 26	C 27	C 28	C 29	C 30	C 31	C 32	C 33	()
	15	C 16	C 17	C 18 RE\	19	C 20	C 21 C	C 22 C	C 23	C 24 C	C 25	C 26 C	C 27 C	C 28	C 29	C 30 C	C 31 C	C 32 C	C 33 C	3
SHEET REV SHEET REV STAT	15 US			18 RE	19		21	22	23	24	25	26	27	28	29	30	31	32	33	3
SHEET REV SHEET REV STATI	15 US			18 RE' SHI PRE	19 V	20 DBY	21 C	22 C	23 C	24 C	25 C 5	26 C 6	27 C 7	28 C 8	29 C 9	30 C 10	31 C 11	32 C	33 C 13	3
SHEET REV SHEET REV STATI OF SHEET PMIC N/A STA MICRO	US S NDA OCIR	16 RD CUI	17	18 RE' SHI PRE R/	19 V EET PAREI	20 D BY PITHA BY	21 C 1	22 C	23 C	24 C	25 C 5	26 C 6	27 C 7	28 C 8	29 C 9	30 C 10	31 C 11	32 C 12	33 C 13	3
SHEET REV SHEET REV STATIOF SHEET PMIC N/A STA MICRO DR	US S INDA OCIR AWIN ING IS A USE BY	RD CUI IG	17 T	18 RE' SHI PRE RA	19 V EET PAREIAJESH	20 D BY PITHA BY TH RIC	21 C 1	22 C	23 C	24 C 4 MIC GA	25 C 5	26 C 6 DEFEN	27 C 7 ISE SI DA	28 C 8 UPPL YTON	29 C 9 Y CEN I, OHI	30 C 10 NTER O 432	31 C 11 COLU 216	32 C 12	33 C 13	3 (1
SHEET REV SHEET REV STATIOF SHEET PMIC N/A STA MICRO DR. THIS DRAW FOR I	INDA OCIR AWIN ING IS A USE BY ARTMEN	RD CUI' IG VAILA ALL ITS OF THI	17 T BLE	18 RE' SHI PRE RA CHE KE	19 V EET PAREI AJESH CKED ENNET	20 D BY PITHA BY TH RIC D BY L FRYE	21 C 1 ADIA	22 C 2	23 C	24 C 4 MIC GA	25 C 5	26 C 6 DEFEN	27 C 7 ISE SI DA	28 C 8 UPPL YTON	29 C 9 Y CEN I, OHI	30 C 10 NTER O 432	31 C 11 COLU 216	32 C 12 JMBU	33 C 13 S	3. CC 1.

1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q and M) and space application (device class V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of radiation hardness assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>Radiation hardness assurance (RHA) designator</u>. Device classes M RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

<u>Device type</u> <u>Generic number</u>		<u>Circuit function</u>	Access time
01 02	4010-10 4010-6	10000 gate programmable array 10000 gate programmable array	10 ns 6 ns
03	4010-5	10000 gate programmable array	4.5 ns

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

<u>Device class</u> <u>Device requirements documentation</u>

Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883

Q or V Certification and qualification to MIL-I-38535

1.2.4 Case outline(s). The case outlines shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
Χ	CMGA10-PN	191 <u>1</u> /	Pin grid array package
Υ	see figure 1	196	Unformed-lead chip carrier
Ζ	CQCČ1-F196	196	Unformed-lead chip carrier

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

1/191 =actual number of pins used, not maximum listed in MIL-STD-1835.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 2

M

1.3 Absolute maximum ratings. 2/

-0.5 V dc to +7.0 V dc Supply voltage range to ground potential (V_{CC}) -0.5 V dc to $V_{\rm CC}$ +5.0 V dc -0.5 V dc to $V_{\rm CC}$ +5.0 V dc

See MIL-STD-1835

+150°C <u>3</u>/ Junction temperature (T_J) +260°C Lead temperature (soldering, 10 seconds) Storage temperature range -65°C to +150°C

1.4 Recommended operating conditions. 4/

Supply voltage relative to ground(V_{CC}) +4.5 V dc minimum to +5.5 V dc maximum

Ground voltage (GND) 0 V dc

Case operating temperature Range(T_C) -65°C to +125°C

1.5 Digital logic testing for device classes Q and V.

Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012) 5/ percent

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, bulletin, and handbook. Unless otherwise specified, the following specification, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATIONS

MILITARY

- Integrated Circuits, Manufacturing, General Specification for. MIL-I-38535

STANDARDS

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

- Configuration Management MIL-STD-973 - Microcircuit Case Outlines. MIL-STD-1835

BULLETIN

MILITARY

- List of Standardized Military Drawings (SMD's). MIL-BUL-103

HANDBOOK

MILITARY

 Standardized Military Drawings. MIL-HDBK-780

(Copies of the specifications, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in <u>3</u>/ accordance with method 5004 of MIL-STD-883.
- All voltage values in this drawing are with respect to GND. <u>4</u>/
- <u>5</u>/ When a QML source exists, a value shall be provided.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 3

2.2 <u>Non-Government publications</u>. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17

- A Standardized Test Procedure for the Characterization of Latch-up in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronics Industries Association, 2500 Wilson Boulevard, Arlington, VA 22201.)

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192-88 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V and herein.
 - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Radiation exposure circuit. The radiation exposure circuit will be provided when RHA product becomes available.
 - 3.2.4 Logic block diagram. The logic block diagram shall be as specified in figure 3.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-I-38535.
- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.2 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 4

- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-I-38535, appendix A).
 - 3.11 Serialization for device class V. Class V shall be serialized in accordance with MIL-PRF-38535.
 - 3.12 Operational notes. Additional information shall be provided by the device manufacturer (see 6.7 herein).
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein). For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit, or function as described herein.
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
 - 4.2.1 Additional criteria for device classes M, B, and S.
 - a. Delete the sequence specified as initial (pre-burn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
 - b. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class M, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (1) Static burn-in for device class M, Q, and V (method 1015 of MIL-STD-883, test condition A).
 - (a) All inputs shall be connected to GND. Outputs may be open or connected to 5.0 V + 0.5 0.0 V minimum.
 Resistors R1 are optional on both inputs and outputs, and required on outputs connected to V_{CC} + 0.5 0.0 V. R1 = 220Ω to 47 kΩ. For static II burn-in, reverse all input connections (i.e., V_{SS} to V_{CC}).
 - (b) $V_{CC} = 5.0 \text{ V} + 0.5 \text{ V} 0.0 \text{ V} \text{ minimum}$
 - (c) Ambient temperature (T_Δ) shall be +125° C minimum.
 - c. Interim and final electrical parameters shall be as specified in table IIA herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 5

Test	Symbol	TABLE I. Electrical performance Conditions	Group A	Device	Li	mits	Unit
		$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$ $-55^{\circ} \text{ C} \leq \text{T}_{\text{C}} \leq +125^{\circ} \text{ C}$ unless otherwise specified	Subgroups	type	Min	Max	
High Level output voltage	V _{OH}	$V_{CC} = 4.5 \text{ V,I}_{OH} = -4.0 \text{ mA,} $ $V_{IL} = 0.8 \text{V, V}_{IH} = 2.0 \text{ V}$	1,2,3	All	2.4		V
Low level output voltage 1/	V _{OL}	$V_{CC} = 5.5 \text{ V}, I_{OL} = 4.0 \text{ mA}$ $V_{IL} = 0.8 \text{ V}, V_{IH} = 2.0 \text{ V}$	1,2,3	All		0.4	V
Dynamic power consumption <u>2</u> / <u>3</u> /		V _{CC} = 5.5 V	1,2,3	All		2/	mW/MHz
Quiescent LCA supply current 4/	lcco	$V_{CC} = V_{IN} = 5.5 \text{ V}$	1,2,3	All		50	mA
Input leakage current	I _{IL}	V _{IN} = 0 V and 5.5 V, V _{CC} = 5.5 V	1,2,3	All	-10	+10	uA
Output leakage current	l _{OL}	V _{IN} = 0 V and 5.5 V, V _{CC} = 5.5 V with no load	1,2,3	All	-1.0	+1.0	uA
Pad pull-up current (when selected)	I _{RIN}	V _{IN} = 0 V	1,2,3	All		0.5	mA
Horizontal long line pull-up current (when selected)	I _{RLL}	At logic low	1,2,3	All		5.0	mA
Input capacitance	C _{IN}	See 4.4.1e	4	All		16	pF
Output capacitance	C _{OUT}	See 4.4.1e	4	All		16	pF
Functional test	FT	See 4.4.1c	7,8A,8B	All			
Interconnect + t _{PID} +	t _{B1}		9,10,11	01		271.5	ns
tops + tilo				02		168.5	
				03		128.2	
Interconnect + t _{PID} +	t _{B2}		9,10,11	01		235.7	ns
^t HHO + ^t OPS				02		190.6]
				03		140.3	
Interconnect + t _{PID} +	t _{B3}		9,10,11	01		351.5	ns
tops + tiho				02		208.5	
				03		178.2	
Interconnect + t _{PID} +	t _{B4}		9,10,11	01		375.6	ns
t _{OPS} + tRIO				02		230.6	
				03		200.3	
Interconnect + t _{CKO} +	t _{B5}		9,10,11	01		22.6	ns
t _{ICK} + t _{CKI}				02		12.6]
				03		8.8]
Interconnect + t _{CKO} +	t _{B6}		9,10,11	01		20.7	ns
tHHCK + tCKHH				02		13.6	1
				03		9.3	1
Interconnect + t _{CKO} +	t _{B7}		9,10,11	01	ĺ	26.6	ns
t _{IHCK} + tCKIH				02		14.6	1
		İ	İ	03		10.3	1

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 6

Test	Symbol	LE IA. Electrical performance characteristics Conditions	Group A	Device	Lir	nits	Unit
		$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$ $-55^{\circ} \text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ} \text{C}$ unless otherwise specified	Subgroups	type	Min	Max	1
Interconnect + t _{CKO}	t _{B8}		9,10,11	01		18.7	ns
+ tDICK + tCKDI				02		10.6	
				03		7.3	
Interconnect + t _{CKO}	t _{B9}		9,10,11	01		23.6	ns
+ teck + tckec				02		13.6	
				03		8.3	
Interconnect + t _{PID}	t _{B10}]	9,10,11	01		398.3	ns
+ t _{OPS} + t _{OPCY} + t _{SUM} - t _{BYP}				02		297.4	
SOIM BILD		<u>]</u>		03		230.2	
Interconnect + t _{PID}	t _{B11}		9,10,11	01		456.8	ns
+ t _{OPS} + t _{ASCY} + t _{SUM} - t _{BYP}				02		318.1	
				03		318.1	
Interconnect + t _{PID}	t _{B12}		9,10,11	01		230.1	ns
+ t _{OPS} + t _{INCY}				02		175.9	
-50IVI		<u>]</u>		03	128.5		
Interconnect + t _{PID} +	t _{B13}		9,10,11	01		96.9 ns	ns
t _{OPS} + t _{INCY} + 1D t _{SUM} + tBYP				02		70.6	
SUM				03		52.9	<u> </u>
WIDE DECODER SWITC	HING CHAI	RACTERISTIC					
Full length, both	T _{WAF}	See figures 4 and 5	<u>3</u> /	01,02		13	ns
pull-ups inputs from IOB I-pins		as applicable. <u>5</u> /		03		12	
Full length, both pull-ups inputs	T _{WAFL}		<u>3</u> /	01,02		16	ns
from internal logic				03		15	
Half length, one pull-up	T _{WAO}		<u>3</u> /	01,02		13	ns
inputs from IOB i-pins				03		12	
Half length, one pull-up inputs from internal	T _{WAOL}	1	<u>3</u> /	01,02		16	ns
logic				03		15	
CLB SWITCHING CHARA	ACTERISTIC	CS		.1.			<u>.</u>
Combinatorial delay	T _{ILO}	See figures 4 and 5	<u>6</u> /	01		10	ns
F/G inputs to X/Y	ILO	as applicable.		02		6	
outputs				03		4.5	5
Combinatorial delay F/G	Ture	+	<u>6</u> /	01		14	ns
inputs via H' to X/Y	T _{IHO}		<u> </u>	02		8] ''' ^o
outputs							4
0 11 / 11 / 1				03		7	
Combinatorial delay C inputs via H' to X/Y	T _{HHO}		<u>6</u> /	01		8	ns
outputs				02		7	
	1		1	03		5	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 7

	TABI	E IA. Electrical performance cha	racteristics - Co	ontinued.			ſ
Test	Symbol	Conditions $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$	Group A Subgroups	Device type	Lir	nits	Unit
		$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$ $-55^{\circ} \text{ C} \leq \text{T}_{\text{C}} \leq +125^{\circ} \text{ C}$ unless otherwise specified			Min	Max	
CLB fast carry	T _{OPCY}	See figures 4 and 5,	<u>7</u> /	01		8	ns
logic operand inputs (F1,F2,G1,		as applicable		02		7	
G4) to C _{OUT}				03		5.5	
CLB fast carry logic add/	T _{ASCY}		<u>Z</u> /	01		11	ns
subtract input				02		8	
(F3) to C _{OUT}				03		6	
CLB fast carry logic initialization	T _{INCY}		<u>7</u> /	01,02		6	ns
inputs (F1,F3) to C _{OUT}				03		4	
CLB fast carry logic C _{IN} through	T _{SUM}		<u>7</u> /	01		12	ns
function generators to X/Y				02		8	-
outputs		03		6			
CLB fast carry	T _{BYP}		Z/	01		3	ns
logic C _{IN} to C _{OUT} , bypass function generators				02		2	
generatoro				03		1.5	
Sequential delays clock K to	ТСКО		<u>6</u> /	01		9	ns
outputs Q				02		5	_
				03		3	
Set-up time before clock K,	T _{ICK}		<u>6</u> /	01	11		ns
F/G inputs				02	6		
				03	4.5		
Set-up time before clock K,	TIHCK		<u>6</u> /	01	15		ns
F/G inputs via H'				02	8		
		-		03	6		
Set-up time before clock K,	T _{HHCK}		<u>6</u> /	01	9		ns
C inputs via H1				02	7		_
				03	5		
Set-up time before clock K,	T _{DICK}		<u>6</u> /	01	7	<u> </u>	ns
C inputs via DIN				02	4		
				03	3		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 8

TABLE IA. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions	Group A Subgroups	Device type	Limits		Unit	
		$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$ $-55^{\circ} \text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ} \text{C}$ unless otherwise specified	Cabgroupe	1,750	Min	Max		
Set-up time before	T _{ECCK}	See figures 4 and 5	<u>6</u> /	01	12		ns	
clock K, C inputs via EC		as applicable.		02	7			
				03	4			
Set-up time before clock K,	T _{RCK}		<u>3</u> /	01	10		ns	
C inputs via S/R, going low				02	6			
(inactive)				03	4.5			
Set-up time before clock K,	T _{CCK}		<u>3</u> /	01,02	8		ns	
C _{IN} input via F'/G'				03	6			
Set-up time before clock K	T _{CHCK}		<u>3</u> /	01,02	10		ns	
C _{IN} input via F'/G' and H'				03	7.5			
Hold time after clock K, F/G inputs	T _{CKI}		<u>6</u> /	All	0		ns	
Hold time after clock K, F/G inputs via H'	T _{CKIH}		<u>6</u> /	All	0		ns	
Hold time after clock K, C inputs via H1	ТСКНН			<u>6</u> /	All	0		ns
Hold time after clock K, C inputs via DIN	T _{CKDI}		<u>6</u> /	All	0		ns	
Hold time after clock K, C inputs via EC	T _{CKEC}		<u>6</u> /	All	0		ns	
Hold time after clock K, C inputs via S/R, going low (inactive)	T _{CKR}		3/	All	0		ns	
Clock high time	T _{CH}	7	<u>3</u> /	01	5.5		ns	
				02	5			
				03	4.5			
Clock low time	ne T _{CL}	<u>3</u> /	01	5.5		ns		
				02	5			
				03	4.5			

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		C	9

	TABI	LE IA. Electrical performance cha	racteristics - Co	ontinued.			
Test	Symbol	Conditions	Group A	Device	Lir	nits	Unit
		$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C}$ unless otherwise specified	Subgroups	type	Min	Max	
CLB SWITCHING CHAI	RACTERISTIC	CS - continued.					
Set/Reset direct width (high)	T _{RPW}	See figures 4 and 5 as applicable.	<u>3</u> /	01	6		ns
width (High)		аз арріїсавіє.		02	5		
				03	4		
Set/Reset direct delay from C	T _{RIO}		<u>6</u> /	01		15	ns
to Q				02		9	
				03		8	
Master set/reset width (high or	T _{MRW}		<u>3</u> /	01	55		ns
low)				02	50		
				03	45		
Master set/reset delay from	T _{MRQ}		<u>3</u> /	01		78	ns
global set/reset net to Q				02		74	
net to Q				03		70	
CLB SWITCHING CHAI	RACTERISTIC	C (RAM OPTION)					
Read operation address read	T _{RC}	See figures 4 and 5 as applicable. 8/	<u>9</u> /	01	12		ns
cycle time		as applicable. <u>o</u> /		02	7		
(16 X 2)				03	5.5		
Read operation	T _{RCT}		<u>9</u> /	01	15		ns
address read cycle time				02	10		
(32 X 1)				03	7.5		
Read operation	T _{ILO}		<u>9</u> /	01		10	ns
data valid after address change				02		6	
(no write enable) (16 X 2)				03		4.5	
Read operation	T _{IHO}		<u>9</u> /	01		14	ns
data valid after address change				02		8	
(no write enable) (32 X 1)				03		7	
Read during write,	T _{ICK}		<u>9</u> /	01	11		ns
clocking data into flipflop address				02	6		
setup time before clock (32 x 1)				03	4.5		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		C	10

TABLE IA. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions	Group A Subgroups	Device type	Liı	mits	Unit
		$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ -55° C \leq T _C \leq +125° C unless otherwise specified	Cabg.cape	3,13,1	Min	Max	
Read during write,	T _{IHCK}		<u>9</u> /	01	15		ns
clocking data into flip flop address setup time				02	8		
before clock K (32 X 1)				03	6		
Read during write data valid after	T _{WO}		<u>9</u> /	01		15	ns
WE going active				02		12]
(16 X 2)				03		10	
Read during write DIN stable	T _{WOT}		<u>9</u> /	01		27	ns
before WE				02		15]
(32 X 1)				03		12	
Read during write data valid after	T_{DO}		<u>9</u> /	01		19	ns
DIN (16 X 2)				02		11	
				03		9	
Read during write (DIN change	T_{DOT}		<u>9</u> /	01		22	ns
during WE)				02		14]
(32 X 1)				03		11	
Read during write, clocking data	T _{WCK}		<u>9</u> /	01	15		ns
into flip flop, WE setup time				02	12		1
before clock K (16 X 2)				03	10		-
Read during write,	T _{WCKT}		<u>9</u> /	01	27		ns
clocking data into flip flop WE setup time				02	15		1
before clock K (32 X 1)			j	03	12]
Read during write,	T _{DCK}		<u>9</u> /	01	19		ns
clocking data into flip flop				02	11		
data setup time before clock K (16 X 2)				03	9		
Read during write, clocking data	T _{DCKT}		<u>9</u> /	01	22		ns
into flip flop data setup time				02	14		
before clock K (32 X 1)				03	11		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		C	11

TABLE IA. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions 4.5 V < V _{CC} < 5.5 V	Group A Subgroups	Device type	Lir	mits	Unit
		$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$ $-55^{\circ} \text{ C} \leq \text{T}_{\text{C}} \leq +125^{\circ} \text{ C}$ unless otherwise specified	Cang.caps	,,,,,	Min	Max	
Write operation	T _{WC}	0 " 1 15	<u>9</u> /	01	16		ns
address write cycle time		See figures 4 and 5 as applicable. 8/		02	9		
(16 X 2)				03	8		
Write operation	T _{WCT}		<u>9</u> /	01	16		ns
address write cycle time				02	9		
(32 X 1)				03	8		
Write operation	T _{WP}		<u>9</u> /	01	12		ns
write enable pulse width				02	5		
(high) (16 X 2)				03	4		
Write operation	T _{WPT}		<u>9</u> /	01	12		ns
write enable pulse width				02	5		
(high) (32 X 1)				03	4		
Write operation address setup time before beginning of WE (16 X 2)	T _{AS}		<u>9</u> /	All	2		ns
Write operation address setup time before beginning of WE (32 X 1)	T _{AST}		<u>9</u> /	All	2		ns
Write operation, address hold time after end of WE (16 X 2)	T _{AH}		9/	All		2	ns
Write operation, address hold time after end of WE (32 X 1)	T _{AHT}		<u>9</u> /	All		2	ns
Write operation DIN setup time before end of WE (16 X 2)	T _{DS}		9/	All	4		ns
Write operation DIN setup time before end of WE (32 X 1)	T _{DST}		9/	All	5		ns
Write operation DIN hold time after end of WE	T _{DHT}		<u>9</u> /	All		2	ns

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 12

	TAB	LE IA. <u>Electrical performa</u>	nce char	acteristics -	- Continued.			
Test	Symbol	Conditions	V	Group A Subgroup	Device type	Li	mits	Unit
		$4.5 \text{ V} \le \text{V}_{\text{CC}} \le 5.5$ $-55^{\circ}\text{C} \le \text{T}_{\text{C}} \le +125^{\circ}$ unless otherwise spec	°C cified	Subgroup	iype	Min	Max	
IOB SWITCHING CHA	RACTERISTIC	;						
Input propagation delay pad to	T _{PID}	See figures 4 and 5 as applicable.		<u>6</u> /	01,02		4	ns
I1, I2		10/ 11/			03		3	
Input propagation delay pad to	T _{PLI}			<u>3</u> /	01		13	ns
I1, I2, via transparent latch					02		8	
(fast)					03		7	
Input propagation delay pad to	T _{PDLI}			<u>3</u> /	01		30	ns
I1, I2, via transparent latch					02		26	
(with delay)					03		24	
Input propagation	T _{IKRI}			<u>3</u> /	01		8.5	ns
delay clock (IK) to I1, I2,					02		8	
(flip-flop)					03		7	
Input propagation delay clock (IK)	T _{IKLI}			<u>3</u> /	01		9	ns
to I1, I2,					02		8	
(latch enable)					03		7	
Setup time, pad to clock	T _{PICK}	See figures 4 and 5 as applicable. 10/ 11/ 12/		<u>3</u> /	01	9		ns
(IK), fast					02	7		
					03	6		
Setup time pad to clock	T _{PICKD}			<u>3</u> /	01	35		ns
(IK), with delay					02	25		
		_	-		03	24		
Hold time pad to clock (IK), fast	T _{IKPI}			<u>3</u> /	All		1	ns
Hold time pad to clock (IK), with delay	T _{IKPID}			<u>3</u> /	All		negative	ns
Output propagation delay clock (OK)	T _{OKPOF}	See figures 4 and 5 as applicable.		<u>3</u> /	01		11	ns
to pad (fast)		10/ 11/			02		7.5	
					03		7	
Output propagation delay	T _{OKPOS}			<u>3</u> /	01		16	ns
clock (OK) to pad (slew-rate limited)					02		11.5	
(Siew-late IIIIIteu)					03		10	
See footnotes at end of t	able.							
MICRO	STANDARD CIRCUIT DRA			ZE A			596	2-92305
DEFENSE ELEC		PPLY CENTER			REVISION LE	EVEL	SHEE	⊤ 13

TABLE IA. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions 4.5 V < Voc < 5.5 V	Group A Subgroups	Device type	L	imits	Unit
		$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C}$ unless otherwise specified		1,700	Min	Max	
Output propagation	T _{OPF}	See figures 4 and 5	<u>3</u> /	01		10	ns
delay output (O) to pad (fast)		as applicable. 10/ 11/		02		9	
				03		7	
Output propagation	T _{OPS}		<u>6</u> /	01		15	ns
delay output (O) to pad (slew				02		13	
rate limited)				03		10	
Output propagation delay 3-state to	T _{TSHZF}		<u>3</u> /	01		10	ns
pad begin hi-z (fast)				02		9	
(last)				03		7	
Output propagation delay 3-state to	T _{TSONF}	<u>3</u> /	01		15	ns	
pad active and				02		13	
valid (fast)		_		03		10	
Output propagation delay 3-state to	T _{TSONS}		<u>3</u> /	01		20	ns
pad active and valid (slew				02		17	
rate limited)			2/	03	13	13	100
Setup time, output (O) to	Тоок	02		8		ns	
clock (ÒK)			03	6		_	
Hold time, output (O) to clock (OK)	ТОКО		<u>3</u> /	All	Ü	0	ns
Clock high or low	T _{CH} /T _{CL}		<u>3</u> /	01	6		ns
time				02	5		
				03	4.5		
Global set/reset			<u>3</u> /	01		20	ns
delay from GSR net through Q to				02		14.5	
l1, l2				03		13.5	
Global set/reset	T _{RPO}		<u>3</u> /	01		23	ns
delay from GSR net to pad				02		18	1
			03		17		


STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-92305
		REVISION LEVEL C	SHEET 14

TABLE IA. <u>Electrical performance characteristics</u> - Continued.													
Test	Symbol									Device type	Li	mits	Unit
		$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{C} \leq +125^{\circ}\text{C}$ unless otherwise specified		,,	Min	Max							
Global set/reset	T _{MRW}	See figures 4 and 5	<u>5</u> /	01,02	21		ns						
GSR width	as applicable. <u>10</u> / <u>11</u> /			03	18								

- 1/ With 50 percent of the outputs or 64 pins maximum for any device simultaneously sinking 4 mA.
- 2/1 CLB driving 3 local interconnects0.30 mW/MHz max. at 50 MHz max.1 device output with a 50 pF load1.20 mW/MHz max. at 50 MHz max.1 global clock buffer and line5.10 mW/MHz max. at 50 MHz max.1 half longline without driver0.24 mW/MHz max. at 50 MHz max.
- 3/ Parameter is not tested but is guaranteed by characterization data which is taken at initial device introduction, prior to the introduction of significant changes, and at least twice yearly.
- With no output current loads, no active input or long line pull-resistors, all package pins at V_{CC} or GND, and the LCA configured with a MakeBits "tie" option.
- 5/ These delays are specified from the decoder input to the decoder output. For pad-to-pad delays, add the input delay (TPID) and output delay (TOPF or TOPS).
- 6/ Parameter is not directly tested. Devices are first 100 percent functionally tested. Benchmark patterns (t_{B1}-t_{B13}) are then used to determine the compliance of this parameter. Characterization data is taken at initial device introduction, prior to the introduction of significant changes, and at least twice yearly to monitor correlation between benchmark patterns and this parameter.
- $\underline{7}/$ Benchmark patterns (t_{B1} t_{B13}) are used to determine compliance of this parameter.
- 8/ Timing for the 16 X 1 RAM option is identical to 16 X 2 RAM timing.
- 9/ Values indicated are guaranteed by characterization data if application note, provided by manufacturer, is followed. If application note is not followed, indicated values are typical only.
- 10/ Timing is measured at pin threshold, with 50 pF external capacitive loads including test fixture. Slew rate limited output rise/fall times are approximately two times longer than fast output rise/fall times. A maximum total external capacitive load for simultaneous fast mode switching in the same direction is 200 pF per power/ground pin pair. For slew-rate limited outputs this total is two times larger. Exceeding this maximum capacitive load can result in ground bounce of greater than 1.5 V amplitude, less than 5 ns duration, which might cause problems when the LCA drives clocks and other asynchronous signals.
- 11/ Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the internal pull-up or pull-down resistor or alternatively configured as a driven output or be driven from an external source.
- 12/ Input pad setup times and hold times are specified with respect to the internal clock (IK). To calculate system setup time, subtract clock delay (clock pad to IK) from the specified input pad setup time value, but do not subtract below zero. "Negative" hold time means that the delay in the input data is adequate for the external system hold time to be zero, provided the input clock uses the global signal distribution from pad to IK.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE A		5962-92305
	REVISION LEVEL C	SHEET 15



NOTE:

 Package has top marking on non-lid side, therefore, pin out goes clockwise when device is mounted with lid in down position. The Z package is just like this package except the top marking is on the traditional lid side and when mounted with the lid up, the pin out goes counter clockwise.

FIGURE 1. Case outline.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		C	16

Case Y

Inches	mm	Inches	mm
.001 .002	0.02 0.05	.043 .090	1.09 2.29
.005 .006	0.13 0.15	.115 .910	2.92 23.11
.008	0.13	1.350	34.29
.009	0.23	1.510	38.35
.014	0.36	1.720	43.69
.0175	0.44	2.300	58.42
.020	0.51	2.500	63.50
.021	0.53		
.035	0.89		
.040	1.02		

NOTE: The US government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 17

Case outline X

Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16 B17 B18 C1	I/O (TD1) I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	C2 C3 C4 C5 C6 C7 C10 C11 C13 C14 C15 C16 C17 C18 D10 D15 D10 D15 D17 D18 E11 E18 E17 E18 F1 F2 F3	I/O (A14) PGCK1 (A16, I/O) I/O (A17) I/O I/O I/O GND I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	F16 F17 F18 G1 G2 G16 G17 H13 H16 H17 H18 J1 J15 J16 J17 J18 K1 K15 K16 K17 K18 L1 L16 L17	I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O

FIGURE 2. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		C	18

Case outline X - Continued.

Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
L18 M1 M2 M3 M16 M17 M18 N1 N2 N3 N16 N17 N18 P1 P2 P3 P16 P17 P18 R1 R2 R3 R4 R9 R10 R15 R16	I/O I/O (A5) I/O (A4) GND GND I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	R17 R18 T1 T2 T3 T4 T5 T6 T7 T18 T10 T11 T12 T13 T14 T15 T16 T17 T18 U1 U2 U3 U4 U5 U7	I/O I/O I/O I/O I/O I/O I/O (CST, A2) I/O (A0, WS) SGCK4 (I/O)-DOUT I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	U8 U9 U10 U11 U12 U13 U14 U15 U16 U17 U18 V1 V2 V3 V4 V5 V6 V7 V8 V9 V10 V11 V12 V13 V14 V15 V16 V17 V18	I/O I/O (RS) I/O (D4) I/O I/O (D5) I/O I/O PGCK3 (I/O) DONE I/O CCLK I/O (RCL K-BUSY/RDY) I/O (D1) I/O I/O I/O I/O I/O I/O I/O (D2) I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		C	19

Case outline Y and Z

Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36	GND PGCK1 (A16, I/O) I/O (A17) I/O NC I/O I/O (TDI) I/O (TCK) I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	37 38 39 41 42 43 44 45 46 47 48 49 55 55 55 57 58 60 61 62 63 64 66 67 67 71 72	I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108	I/O (ERR, TNTT) VCC GND I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 20

Case outlines Y and Z - Continued.

Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139	/O	140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170	I/O (D1) I/O (RCLK-BUSY/RDY) I/O I/O I/O (D0, DIN) SGCK4 (I/O)-DOUT CCLK VCC TD0 GND I/O (A0, WS) PGCK4 (I/O, A1) NC I/O I/O I/O (CS1, A2) I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196	I/O (A7) GND VCC I/O (A8) I/O (A9) I/O I/O I/O I/O (A10) I/O (A11) I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 21

I/O BLOCK




FIGURE 3. Logic block diagram.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-92305
		REVISION LEVEL C	SHEET 22

CONFIGURABLE LOGIC BLOCK (CLB) C1 C2 СЗ C4 H1 DIN EC S/R CONTROL DIN F' G4 LOGIC FUNCTIONG OF G1-G4 D YQ G3 G' H G2 G1 LOGIC FUNCTION OF F' G' H' AND H1 G' H' RD LOGIC FUNCTION OF F1 F1-F4 S/R CONTROL DIN F D G' (CLOCK) MULTIPLEXER CONTROLLED BY CONFIGURATION PROGRAM

FIGURE 3. Logic block diagram - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 23




FIGURE 3. Logic block diagram - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 24

BOUNDARY SCAN LOGIC IOB IOB IOB IOB IOB IOB IOB -IOB IOB □ _ IOB IOB _ DATA IN IOB IOB _ IOB ΙďΒ _ <u></u> sd D Q ΙOΒ IOB _ LE BYPASS REGISTER IOB IOB _ IOB.I-INSTRUCTION REGISTER M TDO U X TDI D Q D Q LE INSTRUCTION REGISTER TDI TDO X IOB.O IOB.T-BYPASS REGISTER IOB IOB _ sd IOB IOB _ IOB IOB _ <u></u> IOB IOB _ DATAOUT UPDATE EXTEST SHIFT/ CLOCK DATA CAPTURE REGISTER IOB IOB _ <u></u> IOB IOB _ SECTION A-A IOB IOB _ IOB IOB IOB IOB IOB P P \perp

FIGURE 3. Logic block diagram - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-92305
		REVISION LEVEL C	SHEET 25

GENERAL LOGIC CELL ARRAY (LCA) SWITCHING CHARACTERISTICS




FIGURE 4. Timing diagrams and switching characteristics.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 26

CONFIGURABLE LOGIC BLOCK (CLB) SWITCHING CHARACTERISTICS





FIGURE 4. <u>Timing diagram and switching characteristics</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 27




NOTE: t_{TSHZ} is determined when the output shifts 10 percent (of the output voltage swing) from V_{OL} level or V_{OH} level. See figure 5, circuit A herein for circuit used. t_{TSON} is measured at 0.5 V_{CC} level with V_{IN} = 0.0 V for three-state to active high, and V_{IN} = V_{CC} for three-state to active low. See figure 5, circuit B herein for circuit used.


FIGURE 4. Timing diagram and switching characteristics - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92305
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 28

OUTPUT



Circuit A



Circuit B

FIGURE 5. Load circuit.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-92305
		REVISION LEVEL C	SHEET 29

- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.
 - 4.4.1 Group A inspection.
 - a. Tests shall be as specified in table IIA herein.
 - b. Subgroups 4, 5 and 6 (C_{IN} measurements) shall be measured only for the initial test and after process or design changes which may affect input capacitance.
 - c. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the functionality of the device. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device. These tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
 - d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-I-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC standard number 17 may be used for reference.
 - e. Subgroup 4 (C_{IN} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 15 devices with no failures, and all input and output terminals tested.
- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein. Delta limits shall apply only to subgroup 1 of group C inspection and shall consist of tests specified in table IIB herein.
 - 4.4.2.1 Additional criteria for device classes M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125^{\circ} C$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-92305
		REVISION LEVEL C	SHEET 30

TABLE IIA. Electrical test requirements. 1/2/3/4/5/6/7/

Line no.	Test requirements	Subgroups (in accordance with MIL-STD-883, TM 5005, table I)	Subgroups (in accordance with MIL-I-38535, table III)	
		Device class M	Device class Q	Device class V
1	Interim electrical parameters (see 4.2)		1, 7, 9	1, 7, 9
2	Static burn-in (method 1015)	Required	Required	Required
3	Same as line 1			1* Δ
4	Dynamic burn-in (method 1015)	Not required	Not required	Not required
5	Final electrical parameters	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11
6	Group A test requirements	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 4**, 7, 8A,8B, 9, 10, 11	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11
7	Group C end-point electrical parameters	2, 3, 7, 8A, 8B	1,2, 3, 7, 8A, 8B	1, 2, 3, 7, 8A, 8B, 9, 10, 11 Δ
8	Group D end-point electrical parameters	2, 3, 8A, 8B	2, 3, 8A, 8B	2, 3, 8A, 8B
9	Group E end-point electrical parameters	1, 7, 9	1, 7, 9	1, 7, 9

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-92305
		REVISION LEVEL C	SHEET 31

^{1/} Blank spaces indicate tests are not applicable.
2/ Any or all subgroups may be combined when using high-speed testers.
3/ Subgroups 7 and 8 functional tests shall verify the truth table.
4/ * indicates PDA applies to subgroup 1 and 7.
5/ ** see 4.4.1e.
6/ Δ indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).

<u>7</u>/ See 4.4.1d.

- 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q, and V shall be M, D, L, R, F, G and H and for device class M shall be M and D.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-I-38535, appendix A, for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

TABLE IIB. Delta limits at +25° C.

Parameter <u>1</u> /	Device types All		
I _{CCO} standby	±1 mA of specified limit in table I.		
I _{IL}	\pm 1 μ A of specified limit in table I.		

- $\underline{1}$ / The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta Δ .
- 4.5 <u>Delta measurements for device class V.</u> Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and 9.
- 4.6 <u>Programming procedures</u>. The programming procedures shall be as specified by the device manufacturer and shall be made available upon request.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V.
 - 6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class and Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-92305
		REVISION LEVEL C	SHEET 32

- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone (513) 296-5377.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-I-38535, MIL-STD-1331, and as follows:

+5.0 V SUPPLY VOLTAGE
 GROUND
 CONFIGURATION CLOCK
 DONE
 PROGRAM
READ CLOCK
MODE 0
MODE 1
MODE 2
TEST DATA OUTPUT
TEST DATA IN
TEST CLOCK
 TEST MODE SELECT
 HIGH DURING CONFIGURATION
 LOW DURING CONFIGURATION
 INIT
 PRIMARY GLOBAL INPUTS
 During peripheral parallel mode configuration, this pin
indicates when the chip is ready for another byte of data to
be written into it. After configuration is complete, this
pin becomes a user programmed I/O pin.
 CHIP SELECT, WRITE
CHIP SELECT, WRITE
WRITE STROBE
READ STROBE
ADDRESS
 DATA
 DATA INPUT
 DATA OUTPUT
 INPUT/OUTPUT

6.5.1 <u>Timing limits</u>. The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

6.5.2 Waveforms.

Waveform symbol	Input	Output
	MUST BE VALID	WILL BE VALID
	CHANGE FROM H TO L	WILL CHANGE FROM H TO L
_/////	CHANGE FROM L TO H	WILL CHANGE FROM L TO H
XXXXXXX	DON'T CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
		HIGH IMPEDANCE

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-92305
		REVISION LEVEL C	SHEET 33

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the three major microcircuit requirements documents (MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique part numbers. The three military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique part number. By establishing a one part number system covering all three documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN under new system	Manufacturing source listing	Document
New MIL-H-38534 Standard Microcircuit Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standard Microcircuit Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standard Microcircuit Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

BUFFER SWITCHING CHARACTERISTICS

Test	Symbol	Conditions	Group A subgroups	Device	Limits		Unit
		$ \begin{array}{c} -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \\ 4.5V \leq V_{CC} \leq 5.5V \\ \text{unless otherwise specified} \end{array} $	subgroups	type	Min	Max	
TBUF driving a horizontal Longline (L.L.) I to L.L. while T is low (buffer active)	T _{IO1}	See note.	N/A	All		13	ns
TBUF driving a horizontal Longline (L.L.) I going low to L.L. going from resistive pull up high to active low, (TBUF configured as open drain)	T _{1O2}		N/A	All		13.5	ns
T going low to L.L active and valid	T _{ON}		N/A	All		15.1	ns
T to L.L. inactive	T _{OFF}		N/A	All		3	ns
T going high to L.L. (inactive) with single pull-up resistor	T _{PUS}		N/A	All		36	ns
T going high to L.L. (inactive) with pair of pull-up resistors	T _{PUF}		N/A	All		17	ns

NOTE: These values are typical. They are not tested, characterized, or guaranteed but are derived from benchmark timing patterns.

6.7 Sources of supply.

- 6.7.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.7.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-92305
		REVISION LEVEL C	SHEET 34

STANDARDIZED MILITARY DRAWING SOURCE APPROVAL BULLETIN

DATE: 95-09-26

Approved sources of supply for SMD 5962-92305 are listed below for immediate acquisition only and shall be added to MIL-BUL-103 during the next revision. MIL-BUL-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-EC. This bulletin is superseded by the next dated revision of MIL-BUL-103.

Standardized military drawing PIN	Vendor CAGE number	Vendor similar PIN <u>1</u> /
5962-9230501MXX	68994	XC4010-10PG191B
5962-9230501MYX	68994	XC4010-10CB196B
5962-9230501MZX	68994	XC4010-10CB196B
5962-9230502MXX	68994	XC4010-6PG191B
5962-9230502MYX	68994	XC4010-6CB196B
5962-9230502MZX	68994	XC4010-6CB196B
5962-9230503MXX	68994	XC4010-5PG191B
5962-9230503MYX	68994	XC4010-5CB196B
5962-9230503MZX	68994	XC4010-5CB196B

1/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGEVendor namenumberand address

68994 Xilinx, Incorporated 2100 Logic Drive

2100 Logic Drive San Jose, CA 95124

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.