
NOTICE OF	1. DATE (YYMMDD) 96-10-04	Form Approved OMB No. 0704-0188			
Public reporting burden for this collection is estimated to data sources, gathering and maintaining the data needeburden estimate or any other aspect of this collection of	o average 2 hours ed, and completing information, inclu	per response, including the and reviewing the collecti ding suggestions for reduc	e time for reviewing instruct ion of information. Send cor ing this burden, to Departme	ions, searching existing mments regarding this ent of Defense,	2. PROCURING ACTIVITY NO.
Public reporting burden for this collection is estimated to data sources, gathering and maintaining the data neede burden estimate or any other aspect of this collection of Washingtion Headquarters Services, Directorate for Info 2202-4302, and to the Office of Management and Budy PLEASE DO NOT RETURN YOUR COMPLETED FOR GOVERNMENT ISSUING CONTRACTING OFFICER F	1204, Arlington, VA RM TO THE TEM 2 OF THIS FORM.	3. DODAAC			
4. ORIGINATOR	Defense Sup	Street, City, State, Zipply Center Columbus		5. CAGE CODE 67268	6. NOR NO. 5962-R006-97
a. TYPED NAME (First, Middle Initial, Last)	3990 Broad S Columbus,Ol	H 43216-5000		7. CAGE CODE 67268	8. DOCUMENT NO. 5962-92252
9. TITLE OF DOCUMENT			10. REVISION LETT	ER	11. ECP NO.
MICROCIRCUIT, MEMORY, DIGITAL CMCCELL ARRAY, MONOLITHIC SILICON	OS, PROGRAI	MMABLE LOGIC	a. CURRENT B	b. NEW C	
12. CONFIGURATION ITEM (OR SYSTEM) All	TO WHICH E	CP APPLIES			
13. DESCRIPTION OF REVISION					
Sheet 1: Revisions Itr column; add "C". Revisions description column; Revisions date column; add "9 Rev status above sheet numbe Revision level block; delete "B Sheet 16: Table I, footnote 6/ Delete the "Characterization data is taker Revision level block; delete "E	add "Change 96-10-04". ers 1 and 16, ", and add "C e last sentence n initially and a	delete "B", and add ". e of this footnote and after any design or p	"C". d replace it with the fo	ollowing:	neter."
14. THIS SECTION FOR GOVERNMENT US	SE ONLY				
a. (X one) X (1) Existing documer	nt supplemente	ed by the NOR may b	e used in manufacture).	
(2) Revised document	nt must be rec	eived before manufac	cturer may incorporate	this change.	
(3) Custodian of mas	ster document	shall make above rev	vision and furnish revis	ed document.	
b. ACTIVITY AUTHORIZED TO APPROVE (CHANGE FOR	GOVERNMENT	c. TYPED NAME (Fil	rst, Middle Initial, Last)	
DSCC-VAS			Ray Monnin		
d. TITLE		e. SIGNATURE Ray Monnin			f. DATE SIGNED (YYMMDD)
Microelectronics Team Chief		,			96-10-04
15a. ACTIVITY ACCOMPLISHING REVISIO DSCC-VAS	N	b. REVISION COMF Kenneth S. Rice	PLETED (Signature)		c. DATE SIGNED (YYMMDD) 96-10-04

								F	REVIS	IONS										
LTR					D	ESCR	RIPTIO	N					DATE (YR-MO-DA)				APPROVED			
А	Adde	ed cha	inges 2-R154	in acc	ordano	ce with	1						95-06-16			M.	. A. Fr	/e		
В					Edito	rial ch	anges	throu	ghout.				95	-12-05	5		M.	A. Fr	/e	
REV	В				1				1	1								Ι		
SHEET	35																			
REV	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34
REV STATU OF SHEETS				RE\	V		В	В	В	В	В	В	В	В	В	В	В	В	В	В
OF SHEETS				SHI	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A					PAREI RAJESI		IADIA				D	EFENS				S SUP IO 45		CENTE	R	
STAI	CIR	CUI	Т		CKED ENNET										., 3	3				
	NG IS A SE BY	VAILA ALL	BLE		ROVEI ICHAEI		Ē			PRO								IOS 5 DLITH		SATE
DEPA AND AGEN DEPARTMEN		OF THE		DRA	WING		OVAL [0-22	DATE		SIZE		CAG	E COD	·E		En)62	021)F2	
AMSC	NI/A			REV	REVISION LEVEL				1	4	6	726	Q	I	วะ	70Z -	·922	. 52		
AIVISC	11/7			1 \ L V	ISIOIN	LEVEL	•				1	U	1 20	0						

1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q and M) and space application (device class V) and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of radiation hardness assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>Radiation hardness assurance (RHA) designator</u>. Device class M RHA marked devices shall meet the MIL-PRF-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-PRF-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	<u>Generic number</u>	Circuit function	Access time	
01	4005-10	5000 gate programmable array	10 ns	
02	4005-6	5000 gate programmable array	6 ns	
03	4005-5	5000 gate programmable array	5 ns	

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

<u>Device class</u>	Device requirements documentation
M	Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883
Q or V	Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outlines shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X Y	CMGA8-156 See figure 1 See figure 1	156 <u>1</u> / 164 164	Pin grid array package Quad flat package Quad flat package

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 for class M or MIL-PRF-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

1/ 156 = actual number of pins used, not maximum listed in MIL-STD-1835

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92252
DEFENSE ELECTRONICS CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 2

1.3 Absolute maximum ratings. 2/ Supply voltage range to ground potential (V_{CC}) ------0.5 V dc to +7.0 V dc -0.5 V dc to $V_{\rm cc}$ +0.5 V dc -0.5 V dc to V_{cc} +0.5 V dc +260°C Thermal resistance, junction-to-case (θ_{JC}): Case outline X -----See MIL-STD-1835 Case outlines Y and Z 20°C/W 3/ Junction temperature (T_{.I}) ------+150°C 4/ Storage temperature range ------65°C to +150°C 1.4 Recommended operating conditions. 5/ Case operating temperature Range(T_c) ------Supply voltage relative to ground(V_{cc}) -------55°C to +125°C +4.5 V dc minimum to +5.5 V dc maximum Ground voltage (GND) 0 V dc 1.5 Digital logic testing for device classes Q and V. Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012) - - - - -6/ percent

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, bulletin, and handbook</u>. Unless otherwise specified, the following specification, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-PRF-38535

- Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

MILITARY

MIL-STD-883

- Test Methods and Procedures for Microelectronics.

MIL-STD-973 MIL-STD-1835 Configuration Management.Microcircuit Case Outlines.

BULLETIN

MILITARY

MIL-BUL-103

- List of Standard Microcircuits Drawings (SMD's).

HANDBOOK

MILITARY

MIL-HDBK-780

- Standardized Military Drawings.

(Copies of the specifications, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

 $[\]overline{6}$ / When a QML source exists, a value shall be provided.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS CENTER
DAYTON, OHIO 45444

SIZE A		5962-92252
	REVISION LEVEL B	SHEET 3

Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

^{3/} When a thermal resistance for this case is specified in MIL-STD-1835 that value shall supersede the value indicated herein

^{4/} Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

^{5/} All voltage values in this drawing are with respect to V_{ss}.

HANDBOOK

MILITARY

MIL-HDBK-780 - Standardized Military Drawings.

(Copies of the specifications, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 <u>Non-Government publications</u>. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192-88 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103.)

ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17 - A Standardized Test Procedure for the Characterization of Latch-up in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronics Industries Association, 2001 Pennsylvania Street, N.W., Washington, DC 20006.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein. The modification in the QM plan shall not effect the form, fit, or function as described herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 for device class M and MIL-PRF-38535 for device classes Q and V and herein.
 - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Logic block diagram. The logic block diagram shall be as specified in figure 3.
- 3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92252
DEFENSE ELECTRONICS CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 4

- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.2 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-PRF-38535, appendix A).
 - 3.11 Operational notes. Additional information shall be provided by the device manufacturer (see 6.7 herein).
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein). For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 and the device manufacturer's QM plan. The modification in the QM plan shall not effect the form, fit, or function as described herein.
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Delete the sequence specified as initial (pre-burn-in) electrical parameters through interim (post-burn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
 - b. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class M, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (1) Static burn-in for device classes M, Q, and V (method 1015 of MIL-STD-883, test condition A).
 - (a) All inputs shall be connected to GND. Outputs may be open or connected to 5.0 V + 0.5 0.0 V minimum. Resistors R1 are optional on both inputs and outputs, and required on outputs connected to V_{CC} + 0.5 0.0 V. R1 = 220 Ω to 47 k Ω . For static II burn-in, reverse all input connections (i.e., V_{SS} to V_{CC}).
 - (b) $V_{CC} = 5.0 \text{ V} + 0.5 \text{ V} 0.0 \text{ V} \text{ minimum}.$
 - (c) Ambient temperature (T_A) shall be +125°C minimum.
 - c. Interim and final electrical parameters shall be as specified in table IIA herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS CENTER DAYTON, OHIO 45444	SIZE A		5962-92252
		REVISION LEVEL B	SHEET 5

- Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-PRF-38535.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device class Q shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing.
 - 4.4.1 Group A inspection.
 - a. Tests shall be as specified in table IIA herein.
 - b. Subgroups 4, 5 and 6 (C_{IN} measurements) shall be measured only for the initial test and after process or design changes which may affect input capacitance.
 - c. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the functionality of the device. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device. These tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
 - d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC standard number 17 may be used for reference.
 - e. Subgroup 4 (C_{IN} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 15 devices with no failures, and all input and output terminals tested.
- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein. Delta limits shall apply only to subgroup 1 of group C inspection and shall consist of tests specified in table IIB herein.
 - 4.4.2.1 Additional criteria for device classes M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92252
DEFENSE ELECTRONICS CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 6

		TABLE I. Electrical performance	ce characteristi	cs.			
Test	Symbol	Conditions $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$	Group A Subgroups	Device type	Limits		Unit
		-55°C ≤ T _C ≤ +125°C unless otherwise specified		3,70	Min	Max	1
High Level output voltage	V _{OH}	$V_{CC} = 4.5 \text{ V,I}_{OH} = -4.0 \text{ mA},$ $V_{IL} = 0.8 \text{V, V}_{IH} = 2.0 \text{ V}$	1,2,3	All	2.4	<u> </u>	V
Low level output voltage 1/	V _{OL}	$V_{CC} = 5.5 \text{ V}, I_{OL} = 4.0 \text{ mA}$ $V_{IL} = 0.8 \text{ V}, V_{IH} = 2.0 \text{ V}$	1,2,3	All		0.4	V
Dynamic power consumption <u>2</u> / <u>3</u> /		V _{CC} = 5.5 V	1,2,3	All		2/	mW/MHz
Quiescent LCA supply current <u>4</u> /	I _{cco}	$V_{CC} = V_{IN} = 5.5 \text{ V}$	1,2,3	All		50	mA
Input leakage current	I _{IL}	$V_{IN} = 0 \text{ V and } 5.5 \text{ V},$ $V_{CC} = 5.5 \text{ V}$	1,2,3	All	-10	+10	uA
Output leakage current	I _{OL}	$V_{IN} = 0 \text{ V}$ and 5.5 V, $V_{CC} = 5.5 \text{ V}$ with no load	1,2,3	All	-1.0	+1.0	uA
Pad pull-up current (when selected)	I _{RIN}	V _{IN} = 0 V	1,2,3	All		0.5	mA
Horizontal long line pull-up current (when selected)	I _{RLL}	At logic low	1,2,3	All		5.0	mA
Input capacitance	C _{IN}	See 4.4.1e	4	All		16	pF
Output capacitance	C _{OUT}	See 4.4.1e	4	All		16	pF
Functional test	FT	See 4.4.1c	7,8A,8B	All			
Interconnect +	t _{B1}		9,10,11	01		197.3	ns
t _{PID} + t _{OPS} + t _{ILO}				02		124	1
	<u> </u>			03		94.4	
Interconnect +	t _{B2}		9,10,11	01		170.9	ns
t _{PID} + t _{HHO} + t _{OPS}				02		138.7	
	<u> </u>			03		102.2	<u> </u>
Interconnect +	t _{B3}		9,10,11	01		252.7	ns
t _{PID} + t _{OPS} + tIHO				02		151.6	
	<u> </u>			03		129.2	
Interconnect +	t _{B4}		9,10,11	01		270.0	ns
t _{PID} + t _{OPS} + tRIO				02		167.4	
				03		144.8	<u> </u>
Interconnect +	t _{B5}		9,10,11	01		22.6	ns
$t_{CKO} + t_{ICK} + t_{CKI}$				02	1	12.6	1
T YCK ' CKI				03		8.8	1
Interconnect +	t _{B6}		9,10,11	01		20.7	ns
t _{cko} + t _{hhck} + t _{ckhh}				02		13.6	1
T THHCK T TCKHH				03		9.3	1
Interconnect +	t _{B7}		9,10,11	01		26.6	ns
t _{CKO} + t _{IHCK} + tCKIH				02	†	14.6	1
+ I _{IHCK} + IOINIII				03	1	10.3	1

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92252
DEFENSE ELECTRONICS CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 7

	TABI	E I. Electrical performar	nce chara					
Test	Symbol	Conditions $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$	v	Group A Subgroup	Device type	Lin	nits	Unit
		-55°C ≤ T _C ≤ +125° unless otherwise spec	°C cified	Gaog. Gap	3,950	Min	Max	
Interconnect +	t _{B8}			9,10,11	01		18.7	ns
$tCKO + t_{DICK} + t_{CKDI}$					02		10.6	
CKDI					03		7.3	
Interconnect +	t _{B9}			9,10,11	01		23.6	ns
$t_{CKO} + t_{ECCK} + t_{CKEC}$					02		13.6	
- ECCK - CKEC					03		8.3	
Interconnect +	t _{B10}			9,10,11	01		279.3	ns
$t_{PID} + t_{OPS} + t_{OPCY} + t_{SUM} -$					02		209.4	
t _{BYP}					03		162.1	
Interconnect +	t _{B11}	1		9,10,11	01		318.3	ns
$t_{PID} + t_{OPS} + t_{ASCY} + t_{SUM} -$					02		222.4	
t _{BYP}					03		168.6	1
Interconnect +	t _{B12}	1		9,10,11	01		167.2	ns
t _{PID} + t _{OPS} +					02		128.4	1
$t_{INCY} + t_{SUM}$					03		95.3	1
Interconnect +	t _{B13}	1		9,10,11	01		78.3	ns
t _{PID} + t _{OPS} +					02		58.2	
t _{INCY} + t _{SUM} + tBYP					03		43.7	1
WIDE DECODER SWITC	CHING CHAP	RACTERISTIC				1	1	1
Full length, both	T_{WAF}	See figures 4 and 5		3/	01		12	ns
pull-ups inputs	WAI	as applicable. <u>5</u> /		_	02		10	1
from IOB I-pins					03		9	┪ ┃
Full length, both	T _{WAFL}			<u>3</u> /	01,02		13	ns
pull-ups inputs from internal logic				_	03		12	-
Half length, one	T _{WAO}		-	<u>3</u> /	01		12	ns
pull-up inputs	· WAO			<u> </u>	02		10	-
from IOB I-pins					03		9	-
Half length, one	T _{WAOL}	1	-	<u>3</u> /	01,02		13	ns
pull-up inputs	WAOL			_				
from internal logic					03		12	
CLB SWITCHING CHAR	ACTERISTIC	DS .				<u> </u>	<u> </u>	
Combinatorial	T _{ILO}	See figures 4 and 5		<u>6</u> /	01		10	ns
delay F/G inputs	iLU	as applicable.		<u></u>	02	 	6	┥
to X/Y outputs					03	 	4.5	┥
Combinatorial	T _{IHO}	1	-	<u>6</u> /	01	 	14	ns
delay F/G inputs				_	02	 	8	┧
via H' to X/Y outputs					03	 	7	┥
Combinatorial	T _{HHO}	1	F	<u>6</u> /	01		8	ns
delay C inputs	- HHU			<u></u> /	02		7	┥ [┈] ╴
via H' to X/Y outputs					03		5	┨ ┃
See footnotes at end of tal	ble.	<u> </u>			1 00	<u> </u>	<u>ı </u>	
220 .00 motor at one of tal			SIZ	_{7E}				
	TANDARD		512 A				5	962-92252
	IRCUIT DRA		<u> </u>	<u> </u>			+	-
DEFENSE EL	ECTRONICS DN, OHIO 45				REVISION LE	EVEL	SH	EET
PATTO	J.1, JIIIO 40				В			8

Test	TABI Symbol	E I. Electrical performance char	racteristics - co	ntinued. Device	Lin	nits	Unit
1631	Gymbol	$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C}$ unless otherwise specified	Subgroups	type	Min	Max	
		unless otherwise specified			IVIIII		
CLB fast carry logic operand	T_{OPCY}	See figures 4 and 5, as applicable	<u>7</u> /	01		8	ns
inputs (F1,F2,G1, G4) to C _{OUT}				02		7	
0.7 10 0001				03		5.5	
CLB fast carry logic add/	T _{ASCY}		<u>7</u> /	01		11	ns
subtract input (F3) to C _{OUT}				02		8	
(1 3) to C _{OUT}				03		6	
CLB fast carry logic initialization	T _{INCY}		<u>7</u> /	01,02		6	ns
inputs (F1,F3) to C _{OUT}		_		03		4	
CLB fast carry logic C _{IN} through	T _{SUM}		<u>7</u> /	01		12	ns
function generators to X/Y				02		8	
outputs				03		6	
CLB fast carry	fast carry T _{BYP}	<u>7</u> /	01		3	ns	
C _{OUT} ,				02		2	ns
bypass function generators				03		1.5	
Sequential delays clock K to	Т _{ско}		<u>6</u> /	01		9	
outputs Q				02		5	
				03		3	
Set-up time before	T _{ICK}		<u>6</u> /	01	11		ns
clock K, F/G inputs				02	6		
				03	4.5		
Set-up time before	T _{IHCK}		<u>6</u> /	01	15		ns
clock K, F/G inputs via H'				02	8		
				03	6		
Set-up time before	T _{HHCK}		<u>6</u> /	01	9		ns
clock K, C inputs via H1	ζ,		02	7			
				03	5		1
Set-up time before	T _{DICK}		<u>6</u> /	01	7		ns
clock K, C inputs via DIN	CIOCK K,		02	4		7	
				03	3		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92252
DEFENSE ELECTRONICS CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		B	9

Test	Symbol	Conditions	Group A Subgroups	Device type	Lin	nits	Unit
		$\begin{array}{c} 4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V} \\ -55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C} \\ \text{unless otherwise specified} \end{array}$	Cubgroups	турс	Min	Max	
Set-up time before	T _{ECCK}	Soo figures 4 and 5	<u>6</u> /	01	12		ns
clock K, C inputs via EC		See figures 4 and 5, as applicable.		02	7		
				03	4		
Set-up time before clock K,	T _{RCK}		<u>3</u> /	01	10		ns
C inputs via S/R, going low				02	6		
(inactive)				03	4.5		
Set-up time before clock K,	T _{CCK}		<u>3</u> /	01,02	8		ns
C _{IN} input via F'/G'				03	6		
Set-up time before clock K	T _{CHCK}		<u>3</u> /	01,02	10		ns
C _{IN} input via F'/G' and H'				03	7.5		
Hold time after clock K, F/G inputs	Т _{СКІ}		<u>6</u> /	All	0		ns
Hold time after clock K, F/G inputs via H'	Т _{СКІН}		<u>6</u> /	All	0		ns
Hold time after clock K, C inputs via H1	Т _{СКНН}		<u>6</u> /	All	0		ns
Hold time after clock K, C inputs via DIN	T _{CKDI}		<u>6</u> /	All	0		ns
Hold time after clock K, C inputs via EC	T _{CKEC}		<u>6</u> /	All	0		ns
Hold time after clock K, C inputs via S/R, going low (inactive)	T _{CKR}		<u>3</u> /	All	0		ns
Clock high time	T _{CH}		<u>3</u> /	01	5.5		ns
			02	5			
				03	4.5		
Clock low time	T _{CL}		<u>3</u> /	01	5.5		ns
			02	5		_	
				03	4.5		

STANDARD

MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS CENTER
DAYTON, OHIO 45444

SIZE A		5962-92252
	REVISION LEVEL B	SHEET 10

	TABI	E I. Electrical performar	nce char	acteristics	- con	tinued.			
Test	Symbol	Conditions $4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$	V	Group / Subgrou	A Ins	Device type	Lim	nits	Unit
		-55°C < T _C < +125° unless otherwise spec	C cified	J C. Z G 1		.,,,	Min	Max	(
CLB SWITCHING CHA	RACTERISTIC	CS - continued.							
Set/Reset direct	T_{RPW}	See figures 4 and 5,		<u>3</u> /		01	6		ns
width (high)		as applicable.			L	02	5		
						03	4		
Set/Reset direct	T_{RIO}			<u>6</u> /		01		15	ns
delay from C to Q						02		9	
						03		8	
Master set/reset	T_{MRW}			<u>3</u> /		01	24		ns
width (high or low)						02	21		
						03	18		
Master set/reset	T_{MRQ}			<u>3</u> /		01		37	ns
delay from global set/reset						02		33	
net to Q						03		31	
CLB SWITCHING CHA	RACTERISTIC	C (RAM OPTION)			-				
Read operation, address read cycle time	T _{RC}	See figures 4 and 5,		<u>9</u> /		01	12		ns
		as applicable. <u>8</u> /				02	7		
(16 X 2)						03	5.5		
Read operation,	T _{RCT}			<u>9</u> /		01	15		ns
address read cycle time						02	10		
(32 X 1)						03	7.5		
Read operation	T _{ILO}			<u>9</u> /		01		10	ns
data valid after address change					Ī	02		6	
(no write enable) (16 X 2)					İ	03		4.5	
Read operation	T _{IHO}			<u>9</u> /		01		14	ns
data valid after address change				_	t	02		8	
(no write enable) (32 X 1)					t	03		7	
Read during write,	T _{ICK}			<u>9</u> /		01	11		ns
clocking data into flipflop address	ICK				ŀ	02	6		-
setup time before clock K (32 x 1)					ŀ	03	4.5		
See footnotes at end of t	able.	<u> </u>							
	STANDARD CIRCUIT DRA	WING		IZE A					5962-92252
MICROCIRCUIT DRAWING DEFENSE ELECTRONICS CENTER DAYTON, OHIO 45444				REV	ISION LE B	EVEL	S	SHEET 11	

	TABL	E I. Electrical performance char	racteristics - co	ntinued.	_		_
Test	Symbol	Conditions $4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$	Group A Subgroups	Device type	Lin	nits	Unit
		-55°C ≤ T _C ≤ +125°C unless otherwise specified	Casg. caps	,,,,,	Min	Max	1
Read during write,	T _{IHCK}	Configuration A and E	<u>9</u> /	01	15		ns
clocking data into flip flop address setup time		See figures 4 and 5, as applicable <u>8</u> /		02	8		
before clock K (32 X 1)				03	6		
Read during write data valid after	T _{wo}		<u>9</u> /	01		15	ns
WE going active				02		12	
(16 X 2)				03		10	
Read during write, (DIN stable	T_{WOT}		<u>9</u> /	01		27	ns
before WE) (32 X 1)				02		15	
(32 / 1)				03		12	
Read during write, data valid after	T_DO		<u>9</u> /	01		19	ns
DIN (16 X 2)				02		11	ļ
		-		03		9	
Read during write, (DIN change	T_{DOT}		<u>9</u> /	01		22	ns
during WE) (32 X 1)				02		14	
, ,				03		11	
Read during write, clocking data	T _{WCK}		<u>9</u> /	01	15		ns
into flip flop, WE setup time				02	12		
before clock K (16 X 2)				03	10]
Read during write, clocking data	T _{WCKT}		<u>9</u> /	01	27		ns
into flip flop WE setup time				02	15		1
before clock K (32 X 1)				03	12		1
Read during write, clocking data	T _{DCK}		<u>9</u> /	01	19		ns
into flip flop, data setup time				02	11		1
before clock K (16 X 2)				03	9		1
Read during write, clocking data	T _{DCKT}		<u>9</u> /	01	22		ns
into flip flop, data setup time				02	14		
before clock K (32 X 1)				03	11		<u>l </u>

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92252
DEFENSE ELECTRONICS CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 12

Test	Symbol	Conditions	Group A	Device	Liı	mits	Unit
		$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C}$ unless otherwise specified	Subgroups	type	Min	Max	1
Write operation,	T _{wc}	0 5 4 15	<u>9</u> /	01	16		ns
address write cycle time		See figures 4 and 5, as applicable. 8/		02	9		1
(16 X 2)				03	8		
Write operation,	T _{WCT}		<u>9</u> /	01	16		ns
address write cycle time				02	9		1
(32 X 1)				03	8		1
Write operation,	T _{WP}		<u>9</u> /	01	12		ns
write enable pulse width				02	5		
(high) (16 X 2)				03	4		1
Write operation,	T _{WPT}		<u>9</u> /	01	12		ns
write enable pulse width				02	5		
(high) (32 X 1)				03	4		1
Write operation, address setup time before beginning of WE (16 X 2)	T _{AS}		<u>9</u> /	All	2		ns
Write operation, address setup time before beginning of WE (32 X 1)	T _{AST}		<u>9</u> /	All	2		ns
Write operation, address hold time after end of WE (16 X 2)	T _{AH}		<u>9</u> /	All		2	ns
Write operation, address hold time after end of WE (32 X 1)	T _{AHT}		<u>9</u> /	All		2	ns
Write operation, DIN setup time before end of WE (16 X 2)	T _{DS}		<u>9</u> /	All	4		ns
Write operation, DIN setup time before end of WE (32 X 1)	T _{DST}		<u>9</u> /	All	5		ns
Write operation, DIN hold time after end of WE	T _{DHT}		<u>9</u> /	All		2	ns

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS CENTER
DAYTON, OHIO 45444

SIZE

A

SP62-92252

REVISION LEVEL
B

SHEET
13

	TAB	LE I. <u>Electrical performar</u>	nce char	acteristics	- continued.			
Test	Symbol	Conditions 4.5 V < V _{CC} < 5.5 V	V	Group A	A Device type	Lir	mits	Unit
		$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}$ unless otherwise spec	°C cified)		Min	Max	
IOB SWITCHING CHAI	RACTERISTIC							
Input propagation delay, pad to	T_{PID}	See figures 4 and 5 as applicable.		<u>6</u> /	01,02		4	ns
11, I2		10/ 11/			03		3	
Input propagation delay, pad to	T_PLI			<u>3</u> /	01		13	ns
I1, I2, via transparent latch					02		8	
(fast)					03		7	
Input propagation delay, pad to	T_{PDLI}			<u>3</u> /	01		30	ns
I1, I2, via					02		26	
transparent latch (with delay)					03		24]
Input propagation	T _{IKRI}			<u>3</u> /	01		8.5	ns
delay, clock (IK) to I1, I2,					02		8	
(flip-flop)]			03		7	
Input propagation delay, clock (IK)	T_IKLI			<u>3</u> /	01		9	ns
to I1, I2, (latch enable)					02		8	
· ·					03		7	
Setup time, pad to clock	T _{PICK}	See figures 4 and 5 <u>3/</u> as applicable. <u>10/</u> <u>11/</u> <u>12/</u>	<u>3</u> /	01	9		ns	
(IK), fast				02	7			
0 1 1	<u> </u>	4		0.1	03	6		
Setup time, pad to clock	T _{PICKD}			<u>3</u> /	01	35 25		ns
(IK), with delay					02	25		-
Hold time,	T _{IKPI}	-		<u>3</u> /	All	24	1	ns
pad to clock (IK), fast	, IKЫ			51	,		•	110
Hold time, pad to clock (IK), with delay	T _{IKPID}			<u>3</u> /	All		negative	ns
Output propagation	T _{OKPOF}	See figures 4 and 5		<u>3</u> /	01		11	ns
delay clock (OK) to pad, (fast)		as applicable. <u>10</u> / <u>11</u> /			02		7.5]
					03		7	
Output propagation delay clock (OK)	T _{OKPOS}			<u>3</u> /	01		16	ns
to pad (slew rate limited)					02		11.5	
See footnotes at end of t	able.				03		10	
			s	IZE				
MICRO	STANDARD CIRCUIT DR <i>a</i>	_		Α			596	2-92252
	ELECTRONIC FON, OHIO 45				REVISION I		SHEE	⊺ 14

TABLE I. <u>Electrical performance characteristics</u> - continued.

Test	Symbol	Conditions $4.5 \text{ V} < V_{co} < 5.5 \text{ V}$	Group A Subgroups	Device type	L	imits	Unit	
		$4.5 \text{ V} \leq \text{V}_{\text{cc}} \leq 5.5 \text{ V}$ -55°C $\leq \text{T}_{\text{c}} \leq +125$ °C unless otherwise specified	Casg. cape	1,70	Min	Max		
Output propagation	T _{OPF}	See figures 4 and 5	<u>3</u> /	01		10	ns	
delay output (O) to pad (fast)		as applicable. 10/ 11/		02		9		
				03		7		
Output propagation	T _{OPS}		<u>6</u> /	01		15	ns	
delay output (O) to pad (slew				02		13		
rate limited)				03		10		
Output propagation delay 3-state to	T _{TSHZF}		<u>3</u> /	01		10	ns	
pad begin hi-z				02		9		
(fast)				03		7		
Output propagation delay 3-state to	T_{TSONF}		<u>3</u> /	01		15	ns	
pad active and				02		13		
valid (fast)				03		10		
Output propagation delay 3-state to	T_{TSONS}		<u>3</u> /	01		20	ns	
pad active and valid (slew				02		17		
rate limited)			0/	03	40	13		
Setup time, output (O) to	T _{OOK}		<u>3</u> /	01	13		ns	
clock (ÓK)				02	8		_	
Hald Gas a		-	0/	03	6	0		
Hold time, output (O) to clock (OK)	Т _{око}		<u>3</u> /	All		0	ns	
Clock high or low	T _{CH} / T _{CL}		<u>3</u> /	01	6		ns	
time				02	5			
				03	4.5			
Global set/reset delay from GSR	T _{RRI}		<u>3</u> /	01		20	ns	
net through Q to				02		14.5		
l1, l2				03		13.5		
Global set/reset	T_{RPO}		<u>3</u> /	<u>3</u> /	01		23	ns
delay from GSR net to pad					02		18	
				03		17		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92252
DEFENSE ELECTRONICS CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		B	15

TABLE I. Electrical performance characteristics - continued.


Test	Symbol	$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$		$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ Subgroups		Device type	Li	Unit
		$-55^{\circ}C \le T_{c} \le +125^{\circ}C$ unless otherwise specified			Min	Max		
Global set/reset	T_{MRW}	See figures 4 and 5	<u>3</u> /	01,02	21		ns	
GSR width		as applicable. <u>10</u> / <u>11</u> /		03	18			

- 1/ With 50 percent of the outputs or 64 pins maximum for any device simultaneously sinking 4 mA.
- 2/1 CLB driving 3 local interconnects0.30 mW/MHz max. at 50 MHz max.1 device output with a 50 pF load1.20 mW/MHz max. at 50 MHz max.1 global clock buffer and line5.10 mW/MHz max. at 50 MHz max.1 half longline without driver0.24 mW/MHz max. at 50 MHz max.
- 3/ Parameter is not tested but is guaranteed by characterization data which is taken at initial device introduction, prior to the introduction of significant changes, and at least twice yearly.
- With no output current loads, no active input or long line pull-resistors, all package pins at V_{CC} or GND, and the LCA configured with a MakeBits "tie" option.
- 5/ These delays are specified from the decoder input to the decoder output. For pad-to-pad delays, add the input delay (T_{PID}) and output delay (TOPF or TOPS).
- 6/ Parameter is not directly tested. Devices are first 100 percent functionally tested. Benchmark patterns (t_{B1} t_{B13}) are then used to determine the compliance of this parameter. Characterization data is taken at initial device introduction, prior to the introduction of significant changes, and at least twice yearly to monitor correlation between benchmark patterns and this parameter.
- $\underline{7}$ / Benchmark patterns (t_{B1} t_{B13}) are used to determine compliance of this parameter.
- 8/ Timing for the 16 X 1 RAM option is identical to 16 X 2 RAM timing.
- 9/ Values indicated are guaranteed by characterization data if application note, provided by manufacturer, is followed. If application note is not followed, indicated values are typical only.
- 10/ Timing is measured at pin threshold, with 50 pF external capacitive loads including test fixture. Slew rate limited output rise/fall times are approximately two times longer than fast output rise/fall times. A maximum total external capacitive load for simultaneous fast mode switching in the same direction is 200 pF per power/ground pin pair. For slew-rate limited outputs this total is two times larger. Exceeding this maximum capacitive load can result in ground bounce of greater than 1.5 V amplitude, less than 5 ns duration, which might cause problems when the LCA drives clocks and other asynchronous signals.
- 11/ Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the internal pull-up or pull-down resistor or alternatively configured as a driven output or be driven from an external source.
- 12/ Input pad setup times and hold times are specified with respect to the internal clock (IK). To calculate system setup time, subtract clock delay (clock pad to IK) from the specified input pad setup time value, but do not subtract below zero. "Negative" hold time means that the delay in the input data is adequate for the external system hold time to be zero, provided the input clock uses the global signal distribution from pad to IK.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS CENTER DAYTON, OHIO 45444

SIZE A		5962-92252
	REVISION LEVEL B	SHEET 16






NOTE:

 Package has top marking on lid side, therefore, pin out goes counterclockwise when device is mounted with lid in up position.

FIGURE 1. Case outline.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92252
DEFENSE ELECTRONICS CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 17



NOTE:

1. Package has top marking on non-lid side, therefore, pin out goes clockwise when device is mounted with lid in down position.

0

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS CENTER DAYTON, OHIO 45444	SIZE A		5962-92252
		REVISION LEVEL B	SHEET 18

Cases Y and Z Inches Inches mm mm .001 0.02 .035 0.89 .002 0.05 .040 1.02 .005 0.13 .043 1.09 .006 .086 2.18 0.15 .007 0.18 2.92 .115 .008 0.20 .695 17.65 .010 0.25 .845 21.46 .0175 0.44 1.130 28.70 .020 0.51 1.290 32.77 .021 0.53 1.500 38.10 .025 0.64 2.300 58.42

NOTE: The US government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.

2.500

63.50

0.76

.030

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92252
DEFENSE ELECTRONICS CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		B	19

Case outline X

Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16 NC = NO COI	I/O (A17) I/O I/O (TCK) NC I/O (TMS) I/O I/O I/O I/O I/O I/O I/O NC I/O NC I/O NO I/O M1 M0 I/O (A14) SGCK1 (A15, I/O) PGCK1 (A16, I/O) I/O	C1 C2 C3 C4 C5 C6 C7 C10 C11 C12 C13 C14 C15 C16 D1 D15 D16 E1 E15 E16 F1 F13 F14	I/O (A13) I/O V _{CC} GND I/O	F15 F16 G1 G2 G3 G15 G16 H1 H15 H16 J1 J16 J16	I/O

FIGURE 2. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92252
DEFENSE ELECTRONICS CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 20

Case outline X - Continued.

Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
K1 K2 K3 K14 K15 K16 L1 L15 L16 M1 M15 M14 M15 M15 M17 N16 P1 P3 P4 P5 P6 P7 P8 P9 P10 NC = NO CON	I/O I/O (A5) I/O (A4) I/O	P11 P12 P13 P14 P15 P16 R1 R15 R10 R11 R12 R13 R14 R15 T17 T18 T10 T11 T12	GND I/O V _{CC} GND I/O I/O I/O I/O I/O I/O NC I/O I/O NC I/O NC I/O PROG DONE SGCK3 (I/O) TD0 SGCK4 (DOUT, I/O) I/O I/O I/O I/O I/O I/O I/O I/O I/O SGCK3 I/O I/O I/O SGCK4 I/O	T13 T14 T15 T16	I/O I/O (D6) PGCK3 (I/O) I/O (D7)

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92252
DEFENSE ELECTRONICS CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 21

Case outlines Y and Z

Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	GND PGCK1 (A16, I/O) I/O (A17) I/O I/O NC I/O (TDI) I/O (TCK) NC GND I/O I/O (TMS) I/O	29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 55 56	I/O GND NC I/O I/O I/O I/O SGCK2 (I/O) M1 GND M0 V _{CC} M2 PGCK2 (I/O) I/O I/O I/O NC I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	57 58 59 60 61 62 63 64 65 66 67 72 73 74 75 76 77 78 80 81 82 83 84	I/O I/O I/O I/O I/O I/O I/O (ERR, TNIT) V _{cc} GND I/O

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92252
DEFENSE ELECTRONICS CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 22

Case outlines Y and Z - Continued.

Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110	I/O (D7) PGCK3 (I/O) I/O NC I/O (D6) I/O NC NC RC GND I/O I/O (D5) I/O (CS 0) I/O I/O (D4) I/O I/O (D3) I/O (RS) I/O I/O (D2) I/O (D2) I/O	112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138	I/O GND NC I/O (D1) I/O (RCLK- BUSY/RDY) I/O NC I/O I/O (D0, DIN) SGCK4 (DOUT,I/O) CCLK V _{CC} TDO GND I/O (A0, WS) PGCK4, (A1, I/O) I/O NC I/O NC I/O NC I/O NC I/O I/O (CS1, A2) I/O (A3) NC NC GND I/O	139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164	I/O (A5) I/O I/O (A6) I/O (A7) GND V _{CC} I/O (A8) I/O (A9) I/O (A10) I/O (A11) I/O I/O (A11) I/O GND NC NC I/O (A12) I/O (A13) NC I/O (A14) SGCK1 (A15, I/O) V _{CC}

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92252
DEFENSE ELECTRONICS CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 23

I/O BLOCK EXTEST OUTPUT SLEW PULL UP/DOWN TS INV M TS / DE 3-STATE TS→ V_{CC} JTAG TS-UPDATE -OUTPUT INVERTER OUTPUT M OUT DATA 0→ MINVERT M OUT SEL OUT CLOCK OK→ M S/R O - CAPTURE → O - CAPTURE → O - UPDATE → I - CAPTURE 🚤 JTAG - INPUT DATA 1 I1 _ I₃- CAPTURE⊸ -MM sd M INVERT ► INPUT DATA 2 I2 Q, M INPUT CLOCK 1 K --rd FLIP-FLOP/LATCH IN CLOCK M S/R INPUT GLOBAL S/R FIGURE 3. Logic block diagram. SIZE **STANDARD** 5962-92252 Α **MICROCIRCUIT DRAWING DEFENSE ELECTRONICS CENTER REVISION LEVEL** SHEET **DAYTON, OHIO 45444** В 24

CONFIGURABLE LOGIC BLOCK (CLB) S/R CONTROL G4 DIN LOGIC FUNCTION OF G G1-G4 G3 SD G2 G1 LOGIC FUNCTION OF H F,G AND H1 F4 LOGIC FUNCTION OF F F1-F4 S/R CONTROL F2 -DIN F1 o⊢ xo (CLOCK) MULTIPLEXER CONTROLLED BY CONFIGURATION PROGRAM FIGURE 3. Logic block diagram - Continued. SIZE **STANDARD** 5962-92252 Α **MICROCIRCUIT DRAWING DEFENSE ELECTRONICS CENTER** REVISION LEVEL SHEET **DAYTON, OHIO 45444** В 25

CLB function generator used as read/write memory cells Fast carry logic in each CLB COUT LOGIC FUNCTION OF G1-G4 C4 C₁ СZ С3 A1 G4-G3-SUM 1 WE D1 ЕC DO G2 -B1 G1 -CARRY LOGIC M WRITE G' DATA WE G4-IN G' FUNCTION GENERATOR G3 CIN 1 \dashv M WRITE F CIN 2 -9 G2 -LOGIC М G1 · M 16×2 LOGIC FUNCTION OF F1-F4 F 3 SUM 0 B0 F2-A0 F1-DATA IN F' F3 FUNCTION GENERATOR M CONFIGURATION MEMORY BIT F2 F1:

FIGURE 3. Logic block diagram - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92252
DEFENSE ELECTRONICS CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 26

BOUNDARY SCAN LOGIC IOB IOB IOB IOB IOB IOB IOB IOB IOB □ -IOB IOB -0 □ DATA □ IOB IOB _ ΤN ΙďΒ IOB -0 \Box s d \Box IOB IOB _ LE BYPASS REGISTER IOB IOB _ IOB.I-M T D O INSTRUCTION REGISTER TDI s d D LE TDD X INSTRUCTION REGISTER TDI IOB.Q-IOB.T-BYPASS REGISTER □ IOB ${\tt IOB}$ -D □ IOB ${\tt IOB}$ -0 LE \Box IOB ${\tt IOB}$ -UPDATE EXTEST DATAOUT IOB IOB -SHIFT/ CLOCK DATA CAPTURE REGISTER IOB IOB -IOB IOB _ SECTION A-A IOB IOB _ IOB IOB IOB IOB IOB

FIGURE 3. Logic block diagram - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS CENTER DAYTON, OHIO 45444	SIZE A		5962-92252
		REVISION LEVEL B	SHEET 27

GENERAL LOGIC CELL ARRAY (LCA) SWITCHING CHARACTERISTICS





FIGURE 4. Timing diagrams and switching characteristics.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92252
DEFENSE ELECTRONICS CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 28

CONFIGURABLE LOGIC BLOCK (CLB) SWITCHING CHARACTERISTICS CLB RAM TIMING CHARACTERISTICS TRC ADDRESS WRITE TWP WRITE ENABLE | Т_{DH} REQUIRED DATA IN READ TILO. X, Y OUTPUTS VALID READ, CLOCKING DATA INTO FLIP-FLOP T_{CH} CLOCK T_{CK0} VALID (OLD) VALID XO,YO OUTPUT READ DURING WRITE WRITE ENABLE -T_{DH} DATA IN (STABLE DURING WE) --T_{W0}--X, Y OUTPUTS VALID VALID DATA IN (CHANGING DURING WE) NEW OLD **-**TW0→ T D0 VALID (PREVIOUS) X, Y OUTPUTS READ DURING WRITE, CLOCKING DATA INTO FLIP-FLOP - T_{WP} WRITE ENABLE - ^тDCK-DATA IN CLOCK XO, YO OUTPUTS

FIGURE 4. Timing diagram and switching characteristics - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS CENTER DAYTON, OHIO 45444	SIZE A		5962-92252
		REVISION LEVEL B	SHEET 29




NOTE: t_{TSHZ} is determined when the output shifts 10 percent (of the output voltage swing) from V_{OL} level or V_{OH} level. See figure 5, circuit A herein for circuit used. t_{TSON} is measured at 0.5 V_{CC} level with $V_{IN} = 0.0 \text{ V}$ for three-state to active high, and $V_{IN} = V_{CC}$ for three-state to active low. See figure 5, circuit B herein for circuit used.

OUTPUT

FIGURE 4. Timing diagram and switching characteristics - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS CENTER DAYTON, OHIO 45444	SIZE A		5962-92252
		REVISION LEVEL B	SHEET 30






FIGURE 5. Load circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92252
DEFENSE ELECTRONICS CENTER DAYTON, OHIO 45444		REVISION LEVEL B	SHEET 31

- 4.4.5 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be M, D, R, and H and for device class M shall be M and D.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device classes M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 appendix Afor the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at TA = +25°C, after exposure, to the subgroups specified in table IIA herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

TABLE IIA. Electrical test requirements. 1/2/3/4/5/6/7/

Line Test no. requirements		Subgroups (in accordance with MIL-STD-883, TM 5005, table I)	Subgr (in accord: MIL-PRF-385	ance with
no.	requirements	Device class M	Device class Q	Device class V
1	Interim electrical parameters (see 4.2)		1, 7, 9	1, 7, 9
2	Static burn-in (method 1015)	Required	Required	Required
3	Same as line 1			1* Δ
4	Dynamic burn-in (method 1015)	Not required	Not required	Not required
5	Final electrical parameters	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11
6	Group A test requirements	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 4**, 7, 8A,8B, 9, 10, 11	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11
7	Group C end-point electrical parameters	2, 3, 7, 8A, 8B	1,2, 3, 7, 8A, 8B	1, 2, 3, 7, 8A, 8B, 9, 10, 11 Δ
8	Group D end-point electrical parameters	2, 3, 8A, 8B	2, 3, 8A, 8B	2, 3, 8A, 8B
9	Group E end-point electrical parameters	1, 7, 9	1, 7, 9	1, 7, 9

- 1/ Blank spaces indicate tests are not applicable.
- 2/ Any or all subgroups may be combined when using high-speed testers.
- 3/ Subgroups 7 and 8 functional tests shall verify the truth table.
- 4/ * indicates PD 5/ ** see 4.4.1e. * indicates PDA applies to subgroup 1 and 7.
- 6/ Δ indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).

7/ See 4.4.1d.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS CENTER DAYTON, OHIO 45444	SIZE A		5962-92252
		REVISION LEVEL B	SHEET 32

TABLE IIB. Delta limits at +25°C.

	Device types
Parameter <u>1</u> /	All
I _{cco} standby	±1 mA
I _{IL}	±1 μA
I _{OL}	±100 μA

- $\underline{1}/$ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta Δ .
- 4.5 <u>Delta measurements for device classes V.</u> Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and 9.

PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 for device class M and MIL-PRF-38535 for device classes Q and V.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device classes B and Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
 - 6.4 Comments. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone (513) 296-5377.

STANDARD	
MICROCIRCUIT DRAWING	
DEFENSE ELECTRONICS CENTER	
DAYTON, OHIO 45444	

SIZE A		5962-92252
	REVISION LEVEL B	SHEET 33

Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-M-38510, MIL-STD-1331, and as follows: V_{cc} GND +5.0 V SUPPLY VOLTAGE **GROUND CCLK** CONFIGURATION CLOCK DONE DONE **PROGRAM PROGRAM** RDY/BUSY During peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin. **RCLK READ CLOCK** MODE 0 M0 M1 MODE 1 M2 MODE 2 TDO **TEST DATA OUTPUT TEST DATA IN** TDI **TCK TEST CLOCK TEST MODE SELECT** TMS **HDC** HIGH DURING CONFIGURATION LOW DURING CONFIGURATION LDC INIT INIT PGCK1-PGCK4 -----PRIMARY GLOBAL INPUTS CSO CHIP SELECT, WRITE CS1 CHIP SELECT, WRITE WS WRITE STROBE **READ STROBE** RS **ADDRESS** A0-A17 D0-D7 DATA **DATA INPUT** DIN DOUT **DATA OUTPUT** I/O INPUT/OUTPUT

6.5.1 <u>Timing limits</u>. The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

6.5.2 Waveforms.

Waveform symbol	Input	Output
	MUST BE VALID	WILL BE VALID
	CHANGE FROM H TO L	WILL CHANGE FROM H TO L
_/////	CHANGE FROM L TO H	WILL CHANGE FROM L TO H
XXXXXXX	DON'T CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
		HIGH IMPEDANCE

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS CENTER DAYTON, OHIO 45444	SIZE A		5962-92252
		REVISION LEVEL B	SHEET 34

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the four major microcircuit requirements documents (MIL-M-38510, MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN'S. The four military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all four documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN under new system	Manufacturing source listing	Document <u>listing</u>
New MIL-H-38534 Standard Microcircuit Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-PRF-38535 Standard Microcircuit Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standard Microcircuit Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

6.7 Additional operating data.

BUFFER SWITCHING CHARACTERISTICS

Test	Symbol	Conditions $-55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C}$	Group A subgroups	Device type	Lim	nits	Unit
		$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$ unless otherwise specified	3	-71	Min	Max	
TBUF driving a horizontal Longline (L.L.) I to	T _{IO1}	See note.	N/A	01,02		10	ns
L.L. while T is low (buffer active)				03		7	
TBUF driving a horizontal Longline (L.L.) I going low to L.L. going from	T _{IO2}		N/A	01,02		10.5	ns
resistive pull up high to active low, (TBUF configured as open drain				03		7.5	
T going low to L.L active and valid	T _{ON}		N/A	01,02		12	ns
and valid				03		10	
T to L.L. inactive	T_{OFF}		N/A	01,02		3	ns
				03		2	
T going high to L.L. (inactive) with single	T _{PUS}		N/A	01,02		26	ns
pull-up resistor				03		22	
T going high to L.L. (inactive) with pair	T _{PUF}		N/A	01,02		12	ns
of pull-up resistors				03		10	

NOTE: These values are typical. They are not tested, characterized, or guaranteed but are derived from benchmark timing patterns.

6.8 Sources of supply.

- 6.8.2 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.8.3 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS CENTER DAYTON, OHIO 45444	SIZE A		5962-92252
		REVISION LEVEL B	SHEET 35

STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 95-12-05

Approved sources of supply for SMD 5962-92252 are listed below for immediate acquisition only and shall be added to MIL-BUL-103 during the next revision. MIL-BUL-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-EC. This bulletin is superseded by the next dated revision of MIL-BUL-103.

Standard microcircuit drawing PIN	Vendor CAGE number	Vendor similar PIN <u>1</u> /
5962-9225201MXX	68994	XC4005-10PG156B
5962-9225201MYX	68994	XC4005-10CB164B
5962-9225201MZX	68994	XC4005-10CB164B
5962-9225202MXX	68994	XC4005-6PG156B
5962-9225202MYX	68994	XC4005-6CB164B
5962-9225202MZX	68994	XC4005-6CB164B
5962-9225203MXX	68994	XC4005-5PG156B
5962-9225203MYX	68994	XC4005-5CB164B
5962-9225203MZX	68994	XC4005-5CB164B

<u>1</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE
numberVendor name
and address68994Xilinx, Incorpor

Xilinx, Incorporated 2100 Logic Drive San Jose, CA 95124

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.