THIS REVIS	ION DESC		OF REVISIONS BEEN AUTH	ON (NOR) ORIZED FOR THE D	OCUMENT LISTED.	1. DATE (YYMMDD) 96-10-04	Form Approved OMB No. 0704-0188
Public reporting b sources, gatherin estimate or any o	urden for this g and mainta ther aspect o	s collection is estimated to ining the data needed, as f this collection of informa	o average 2 hours pend completing and relation, including sugge	r response, including the tir viewing the collection of info stions for reducing this bur	ne for reviewing instructions, ormation. Send comments re den, to Department of Defens	searching existing data garding this burden se, Washingtion	2. PROCURING ACTIVITY NO.
Office of Manage PLEASE DO NO ISSUING CONTR	rvices, Direct ment and Bu FRETURN Y RACTING OF	orate for Information Ope dget, Paperwork Reduction OUR COMPLETED FOR FICER FOR THE CONTI	rations and Reports, on Project (0704-018 M TO EITHER OF T RACT/ PROCURING	1215 Jefferson Davis High 8), Washington, DC 20503. HESE ADDRESSED. RET ACTIVITY NUMBER LIST	me for reviewing instructions, ormation. Send comments re den, to Department of Defens way, Suite 1204, Arlington, V. URN COMPLETED FORM T ED IN ITEM 2 OF THIS FORI	O THE GOVERNMENT M.	3. DODAAC
4. ORIGINAT	OR		Defense Sup	Street, City, State, Zi ply Center Columbus		5. CAGE CODE 67268	6. NOR NO. 5962-R005-97
a. TYPED NA Last)	ME (First	, Middle Initial,	3990 Broad S Columbus,O	Street H 43216-5000		7. CAGE CODE 67268	8. DOCUMENT NO. 5962-89823
9. TITLE OF	DOCUME	NT	<u> </u>		10. REVISION LETT	ER.	11. ECP NO.
		MORY, DIGITAL CI ITHIC SILICON	MOS, PROGRA	MMABLE LOGIC	a. CURRENT E	b. NEW	
12. CONFIGU	JRATION	ITEM (OR SYSTEM	I) TO WHICH E	CP APPLIES	<u> </u>	<u> </u>	
13. DESCRIP	TION OF	REVISION					
Sheet 1:	Revisi Revisi Rev st	ons date column;	column; add "(add "96-10-04 numbers 1 and	i". d 14, delete "E",	nce with NOR 5962-F	R005-97".	
Sheet 14:	"Chara parame	cterization data	is taken init	cially and after a	s footnote and rep ny design or proces		
14. THIS SEC	CTION FO	R GOVERNMENT	USE ONLY				
a. (X one)	Х	(1) Existing docum	ent supplement	ed by the NOR may b	e used in manufacture).	
		(2) Revised docum	ent must be rec	eived before manufa	cturer may incorporate	this change.	
		(3) Custodian of m	aster document	shall make above rev	vision and furnish revis	ed document.	
b. ACTIVITY	AUTHOR	ZED TO APPROVE	CHANGE FOR	GOVERNMENT	c. TYPED NAME (Fil	rst, M iddle Initial, Last)	
DSCC-VAS					Ray Monnin		
d. TITLE			1	e. SIGNATURE			f. DATE SIGNED (YYMMDD)
Microelectro		······································		Ray Monnin			96-10-04
15a. ACTIVIT DSCC-VAS		MPLISHING REVIS	UN	b. REVISION COMI Kenneth S. Rice	PLETED (Signature)		c. DATE SIGNED (YYMMDD) 96-10-04

THIS REV	ISION DE	NOTICE (ION (NOR) HORIZED FOR THE	DOCUMENT LISTE	1. DATE (YYMMDD) 95-10-05	Form Approved OMB No. 0704-0188
Public reporting and aspect of this of the control of this of the control of the	g burden for t maintaining the collection of in	his collection is estimated to a ne data needed, and complete information, including suggestic and Reports, 1215 Lefterson	average 2 hours per ng and reviewing th ons for reducing th	response, including the time e collection of information. So is burden, to Department of Suite 1204, Adiparton, VA 2	for reviewing instructions, s end comments regarding th Defense, Washing the Con-	earching existing data sources is burden estimate or any other dquarters Services. Directorate as of Management and Budget ORM TO THE GOVERNMENT ORM.	2. PROCURING ACTIVITY NO.
Paperwork Re PLEASE DO ISSUING COM	duction Proj NOT RETURN NTRACTING	ect (0704-0188), Washington RN YOUR COMPLETED FO OFFICER FOR THE CONT	DC 20503. DRM TO EITHER (RACT/ PROCURI	OF THESE ADDRESSED NG ACTIVITY NUMBER LIS	RETURN COMPLETED FI STED IN ITEM 2 OF THIS F	ORM TO THE GOVERNMENT ORM.	3. DODAAC
4. ORIGIN/	ATOR			S (Street, City, State, 2 ectronics Supply Cen	•	5. CAGE CODE 67268	6. NOR NO. 5962-R198-95
a. TYPED (Last)	NAME (Fil	rst, Middle Initial,		1 45444-5765		7. CAGE CODE 67268	8. DOCUMENT NO. 5962-89823
	IRCUIT, N	MEMORY, DIGITAL, C			10. REVISION LE	TTER	11. ECP NO.
PROGRAM	IMABLE L	OGIC ARRAY, MONO	DELITHIC SILIC	ON	a. CURRENT D	b. NEW E	N/A
12. CONFIG All	GURATIO	N ITEM (OR SYSTEM	I) TO WHICH I	ECP APPLIES		· •	
13. DESCR	IPTION C	F REVISION					
Sheet 14 the follow reconfigur immediatel	: For t capac Revis : For f ing: "E ation fo y initia	hange from "D" to est; "Input capaci itance" change max ion level block; c ootnote 1/, after xcessive supply cu llowing a short in te a reconfigurati	"E". tance except . limit from hange from " the last lin rrent can oc terruption o on, but hold	: XTL1 and XTL2" ch 15 pf to 16 pf. "D" to "E". He; "10 inputs at 1 cur as a result of If Vcc. To avoid to I RESET active. Th	nange the max limi Mhz"; add doubl internal content this excessive cur is clears the int	8, change from "D" t from 15 pF to 16 e blank lines and co ion during the init rent, monitor the di ernal configuration ge from "D" to "E".	pF; and for "Output ontinue the note with ial phase of a
14 THIS SE	CTION FO	OR GOVERNMENT U	SE ONLY				,
a. (X one)	×	(1) Existing docume	nt supplement	ed by the NOR may b	e used in manufactu	re.	
		(2) Revised docume	ent must be rec	ceived before manufac	cturer may incorporat	e this change.	
		(3) Custodian of ma	ster document	shall make above rev	vision and furnish rev	ised document.	
b ACTIVITY	AUTHOR	RIZED TO APPROVE	CHANGE FOR	ROVERNMENT	c TYPED NAME (F	First, Middle Initial, Last)	-
DESC-ELE)\$ 				Michael A. Frye		
d TITLE				e SIGNATURE			f. DATE SIGNED (YYMMDD)
Microelecti				Michael A. Frye			95-10-05
		MPLISHING REVISIO	N	b. REVISION COMP	PLETED (Signature)		c. DATE SIGNED (YYMMDD)
DESC-ELDS Kenneth S Rice 95-10-05							


t:

LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
В	Redrawn with changes. Converted drawing to one part-one part number SMD format. Corrected art work for Y and Z packages.	92-11-16	M. A. Frye
С	Redrawn with changes. Added devices 03 and 04. Changes to paragraph 4.2.1. Changes to table I and table IIA. Changed the max lead thickness on case outline Z.	93-09-10	M. A. Frye
D	Added case outlines U and T. Made format changes, editorial changes throughout.	94-01-27	M. A. Frye

REV	D	D	D	D	D												<u> </u>	ļ		
SHEET	35	36	37	38	39	<u> </u>														
REV	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	Đ	D
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34
REV STATU	JS	l	l	RE	V	<u>l</u>	D	D	D	D	D	D	D	D	D	D	D	D	D	D
OF SHEETS	3			SHI	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A					RED B					Di	EFENS			RONIC			CENT	ΓER		
	ARD: ITAI AWIN	RY	1		(ED BY	ithadi	a							•		-		17 T	CMO	
THIS DRAWIN FOR USE BY AND AGEN	ALL DE	PARTME			OVED B					900	MICROCIRCUIT, MEMORY, DIGITAL, CMOS 9000 GATE PROGRAMMABLE LOGIC ARRAY, MONOLITHIC SILICON									
DEPARTMEN		DEFENSI	E		ING AP	PROVAL	DATE			SIZ	 R	CAG	E COI		596	52_8	9823			
AMSC N/A	1			REVI	REVISION LEVEL				A		1	5726					<u> </u>			
					D					SHE	ΕT		1		OF	39				

1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q and M) and space application (device class V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device class M RHA marked devices shall meet the MIL-I-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 Device type(s). The device type(s) shall identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>	Toggle Speed
01	3090-50	16x20 9000 gate programmable array	50 MHz
02	3090-70	16x20 9000 gate programmable array	70 MHz
03	3090-100	16x20 9000 gate programmable array	100 MHz
04	3090-125	16x20 9000 gate programmable array	125 MHz

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
М	Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883
Q or V	Certification and qualification to MIL-I-38535

1.2.4 Case outline(s). The case outlines shall be as designated in MIL-STD-1835 and as follows:

<u>Outline letter</u>	<u>Descriptive designator</u>	<u>Terminals</u>	Package style
X	CMGA8-PN	175 <u>1</u> /	Pin grid array package
Y	See figure 1	164	Quad flat package
Z	See figure 1	164	Quad flat package
U	See figure 1	164	Quad flat package
T	See figure 1	164	Quad flat package

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

1/ 175 = actual number of pins used, not maximum listed in MIL-STD-1835

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-89823
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 2

1.3 Absolute maximum ratings. 2/ Supply voltage range to ground potential (V_{CC}) - - - --0.5 V dc to +7.0 V dc -0.5 V dc to V_{CC} +0.5 V dc -0.5 V dc to V_{CC} +0.5 V dc DC input voltage range -----Voltage applied to three-state output(V_{TS}) - - - - - - Lead temperature (soldering, 10 seconds) - - - - - - -+260°C Thermal resistance, junction-to-case (θ_{10}) : Case outline X - - - - - - -See MIL-STD-1835 20°C/W 3/ +150°C 4/ Storage temperature range - - - - - - - - - - - --65°C to +150°C 1.4 Recommended operating conditions. 5/ Ground voltage (GND) - - - -0 V dc 1.5 Digital logic testing for device classes Q and V. Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012)- - - -95 percent 2. APPLICABLE DOCUMENTS Government specifications, standards, bulletin, and handbook. Unless otherwise specified, the following specifications, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein. SPECIFICATIONS MILITARY MIL-I-38535 Integrated Circuits, Manufacturing, General Specification for. **STANDARDS MILITARY** MIL-STD-883 Test Methods and Procedures for Microelectronics. MIL-STD-973 Configuration Management. - Microcircuit Case Outlines. MIL-STD-1835 BULLETIN MILITARY MIL-BUL-103 List of Standardized Military Drawings (SMD's). **HANDBOOK** MILITARY MIL-HDBK-780 Standardized Military Drawings. (Copies of the specifications, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.) Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. When a thermal resistance for this case is specified in MIL-STD-1835 that value shall supersede the value <u>3</u>/ indicated herein. Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883. All voltage values in this drawing are with respect to V_{SS} . 5962-89823 SIZE STANDARDIZED MILITARY DRAWING A DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 REVISION LEVEL SHEET 3 D

2.2 <u>Non-Government publications</u>. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192-88 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103.)

ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17 - A Standardized Test Procedure for the Characterization of Latch-up in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronics Industries Association, 2001 Pennsylvania Street, N.W., Washington, DC 20006.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

- 2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.
 - 3. REQUIREMENTS
- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V and herein.
 - 3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with figure 1 and 1.2.4 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Logic block diagram. The logic block diagram shall be as specified in figure 3.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-I-38535.
- 3.6 <u>Certificate of compliance</u>. For device class M. a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.8.2 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.8.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-89823
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 4

- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change for device class M. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M.</u> For device class M. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-I-38535, appendix A).
 - 3.11 Operational notes. Additional information shall be provided by the device manufacturer (see 6.7 herein).
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein). For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 and the device manufacturer's QM plan.
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
 - 4.2.1 Additional criteria for device classes M.
 - a. Delete the sequence specified as initial (pre-burn-in) electrical parameters through interim (post-burn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
 - b. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class M the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - c. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A. B. C. D. and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-89823
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 5

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. For device class M subgroups 7, 8A and 8B tests shall consist of verifying functionality of the device. These tests form a part of the vendors test tape and shall be maintained and available upon request. For device classes Q and V subgroups 7, 8A and 8B shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's technical review board (TRB) in accordance with MIL-I-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on 5 devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC standard number 17 may be used for reference.
- e. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is five devices with no failures, and all input and output terminals tested.
- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein. Delta limits shall apply only to subgroup 1 of group C inspection and shall consist of tests specified in table IIB herein.
 - 4.4.2.1 Additional criteria for device class M . Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition D. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device classes M the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_{\Delta} = +125^{\circ}C$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-89823
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 6

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions	Group A	Device	Lis	nits	Unit
		$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{C} \leq +125^{\circ}\text{C}$ unless otherwise specified	Subgroups	type	Min	Max	
High Level output voltage	V _{ОН}	V _{CC} = 4.5 V, V _{IL} = 0.8V I _{OH} = -4.0 mA, V _{IH} = 2.0 V	1,2,3	ALL	3.7		v
		V _{CC} = 4.5 V and 5.5 V V _{IL} = 0.9 V and 1.1 V V _{IH} = 3.5 V and 3.85 V I _{OH} = -4.0 mA					
Low level output voltage	v _{OL}	V _{CC} = 5.5 V, I _{OL} = 4.0V V _{IL} = 0.8 V, V _{IH} = 2.0 V	1,2,3	ALL		0.4	٧
		V _{CC} = 4.5 V and 5.5 V VIL = 0.9 V and 1.1 V VIH = 3.5 V and 3.85 V I _{OH} = 4.0 mA					
Operating power supply	Icc	v _{cc} = 5.5 v <u>1</u> /	1,2,3	01		245	mA
current				02		250	
				03		260	
<u></u>				04		270	
Quiescent power supply current	¹ cco	CMOS inputs, V _{CC} = V _{IN} = 5.5 V	1,2,3	ALL		3.0	mA
Quiescent power supply current	^I cco	TTL inputs, V _{CC} = V _{IN} = 5.5 V	1,2,3	ALL		15	mA
Power-down supply current	I _{CCPD}	PWR DWN = 0.0 V, V _{CC} = V _{IN} = 5.5 V	1,2,3	ALL		2.5	mA
Input leakage current	IIL	v _{CC} = 5.5 V, V _{IN} = 0 V and 5.5 V	1,2,3	ALL	-20	20	uA
Output leakage current	^I oL	V _{CC} = 5.5 V, V _{IN} = 0 V and 5.5 V	1,2,3	ALL	-20	20	uA

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89823
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 7

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions 4.5 V ≤ V _{CC} ≤ 5.5 V -55°C ≤ T _C ≤ +125°C	Group A Subgroups	Device type	Lin	nits	Unit
		-55°C ≤ T _C ≤ +125°C unless otherwise specified			Min	Max	
Horizontal long line, pull-up current	^I RLL	V _{CC} = 5.5 V, V _{IN} = 0 V and 5.5 V	1,2,3	ALL		2.5	mA
High level input voltage	v _{IHT}	TTL inputs	1,2,3	All	2.0		٧
Low level input voltage	V _{ILT}	TTL inputs	1,2,3	ALL	:	0.8	٧
High level input voltage	A ^{IHC}	CMOS inputs	1,2,3	All	0.7 V _{CC}		٧
Low level input voltage	v _{ILC}	CMOS inputs	1,2,3	ALL		0.2 V _{CC}	V
Power down (PWR DWN)voltage 2/	v _{PD}	PWR DWN = 0.0 V	1,2,3	All	3.5		٧
Input capacitance except XTL1 AND XTL2	c _{IN}	See 4.4.1e	4	All		15	pF
Input capacitance XTL1 and XTL2	c ^{IN}	See 4.4.1e	4	All		20	pF
Output capacitance	c _{out}	See 4.4.1e	4	All		15	pF
Functional test		See 4.4.1c	7,8A,8B	All			
Interconnect + t _{PID} +	t _{B1}	Measured on 20 columns	9,10,11	01		304	ns
20(t _{ILO}) + t _{OP}			:	02		195	
				03		150	
				04		118	
tcKO + tICK + tCKI +	t _{B2}	Tested on all CLB's	9,10,11	01		32	ns
				02		21 18	
	ļ			04	<u> </u>	15	

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-89823
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 8

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C}$	Group A Subgroups	Device type	Lin	nits	Unit
		-55°C ≤ T _C ≤ +125°C unless otherwise specified			Min	Max	:
t _{CKO} + t _{QLO} +	t _{B3}	Tested on all CLB's	9,10,11	01		53	ns
tcKO + tQLO + tILO + tDICK + interconnect				02		34	
				03		26	
				04		22	
tILO + tECCK + interconnect	t _{B4}	Tested on all CLB's	9,10,11	01		35	ns
interconnect				02		23	
				03		19	
				04		17	
tokpo + tops -	t _{B5}	Tested on all CLB's	9,10,11	01		73	ns
COPF T PICK				02		53	
				03		44	
				04		40	
Interconnect +	t _{B6}	One long line pull-up	9,10,11	01		73	ns
tcKO + tQLO + tPUS + tICK				02		48	
				03		44	
				04		37	
Interconnect +	t _{B7}	Other long line pull-up	9,10,11	01		83	ns
tcKO + tQLO + tpUS + tICK				02		5 5	
				03		49	
				04		40	
Interconnect +	t _{B8}	No pull-up, lower long	9,10,11	01		47	ns
t _{CKO} + t _{QLO} + t _{IO} + t _{ICK}		lines		02		31	
				03		25	
				04		22	
Interconnect +	t _{B9}	No pull-up, upper long	9,10,11	01		57	ns
t _{CKO} + t _{QLO} + t _{ICK} + t _{IO}		lines		02		38	
				03		32	
				04		28	

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-89823
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 9

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$	Group A Subgroups	Device type	Lin	nits	Unit
	:	$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{C} \leq +125^{\circ}\text{C}$ unless otherwise specified			Min	Max	
Logic input to output	tILO	See figures 4 and 5	<u>3</u> /	01		14	ns
(combinational)		as applicable		02		9.0	
				03		7.0	
				04		5.5	
Reset input to output	t _{RIO}		<u>3</u> /	01		15	ns
				02		8.0	
				03		7.0	
				04		6.0	
Reset direct width	t _{RPW}		<u>3</u> /	01	12		ns
				02	8.0		
				03	7.0		
				04	6.0		
Master reset pin to CLB	t _{MRQ}		<u>3</u> /	01		40	ns
output (X, Y)				02		34	
				03		31	
				04		30	
K clock input to CLB	t _{CKO}		<u>3</u> /	01		12	ns
output				02		8.0	
				03		6.0	
				04		5.0	
Clock K to the outputs	t _{QLO}		<u>3</u> /	01		25	ns
X or Y when Q is return through	420			02		13	
function generators to drive X or Y				03		10	
				04		8	
K clock logic-input	t _{ICK}		<u>3</u> /	01	12		ns
setup	100			02	8.0		
				03	7.0		
				04	5.5		

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89823
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 10

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$	Group A Subgroups	Device type	Lim	iits	Unit
		$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ -55°C $\leq \text{T}_{C} \leq +125$ °C unless otherwise specified			Min	Max	
K clock logic-input hold	t _{CKI}	See figures 4 and 5 as applicable	3/	ALL	1.0		ns
Logic input setup to K	^t DICK		<u>3</u> /	01	8.0		ns
clock				02	5.0		
				03	4.0		
				04	3.0		
Logic input hold from K	t _{CKDI}		<u>3</u> /	01	6.0		n\$
CLOCK		·		02	4.0		
				03	2.0		
				04	1.5		
Logic input setup to enable clock	^t ECCK		<u>3</u> /	01	10		ns
enable clock				02	7.0		
				03	5.0		
				04	4.5		
Logic input hold to enable clock	^t CKEC		<u>3</u> /	ALL	2.5		ns
Clock (high) <u>4</u> / <u>5</u> /	^t cH		<u>3</u> /	01	9.0		ns
				02	5.0		
				03	4.0		
				04	3.0		
Clock (low) 4/ 5/	t _{CL}		<u>3</u> /	01	9.0		ns
				02	5.0		
				03	4.0		
				04	3.0		
Pad (package pin) to	t _{PID}		<u>3</u> /	01	ļ	10.0	ns
input direct				02		6.0	
				03		4.0	
	1			04		3.0	

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89823
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 11

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$	Group A Subgroups	Device type	Li	mits	Unit
		$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C}$ unless otherwise specified			Min	Max	
Fast (CMOS only) input	t _{PGCC}	See figures 4 and 5	<u>3</u> /	01		8.5	ns
pad through clock buffer to any CLB or		as applicable		02		6.5	
IOB clock input				03,04		6.0	
I/O clock to I/O RI	t _{IKRI}		<u>3</u> /	01		11	ns
input (FF)				02		5.5	
				03		4.0	
				04		3.0	
I/O clock to pad-input	t _{PICK}		<u>3</u> /	01	30		ns
setup				02	20		
				03	17		
				04	16		
I/O clock to pad-input hold	t _{IKPI}		<u>3</u> /	ALL	1.0		ns
I/O clock to pad (fast)	t _{OKPO}		<u>3</u> /	01		18	ns
	, ,,,,,			02		13	
				03		10	
				04		9.0	
I/O clock to pad-output	t _{ook}		<u>3</u> /	01	15		ns
setup	0011			02	10		
				03	9.0		
				04	8.0		
I/O clock to pad-output hold	^t oko		<u>3</u> /	ALL	0		ns
I/O clock (high) <u>5</u> /	t _{IOH}		<u>3</u> /	01	9.0		ns
	100		_	02	5.0		
				03	4.0		
				04	3.0		

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-89823
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 12

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$	Group A Subgroups	Device type	Lin	nits	Unit
		$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{C} \leq +125^{\circ}\text{C}$ unless otherwise specified			Min	Max	
I/O clock (low) <u>5</u> /	t _{IOL}	See figures 4 and 5	<u>3</u> /	01	9.0		ns
		as applicable		02	5.0		
				03	4.0		
				04	3.0		
Output (enabled fast)	t _{OPF}		<u>3</u> /	01		15	ns
to pad				02		9.0	
				03		6.0	
				04		5.0	
Output (enabled slow)	t _{OPS}		<u>3</u> /	01		40	ns
to pad				02		33	
				03		24	
				04		20	
Three-state to pad	t _{TSHZ}		<u>3</u> /	01		14	ns
begin high impedance (fast)	15.1.2			02		12	
(1,444)				03		10	
				04		9.0	
Three-state to pad end	t _{TSON}		<u>3</u> /	01		20	ns
high impedance (fast)	150.11			02		14	
			}	03		12	
				04		11	
Master RESET to input	t _{RRI}		<u>3</u> /	01		37	ns
RI	l KKI			02		33]
				03,04		27	
Master RESET to output	t _{RPO}		<u>3</u> /	01		55	ns
(FF)	, RFG			02		47	
				03		34]
				04		32	
Bidirectional buffer	tBIDI	1	3/	01		4.0	ns
delay	RIDI		_	02		2.0	
				03		1.8	
				04		1.7	

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89823
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 13

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Symbol	Conditions $4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$ $-55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C}$	Group A Subgroups	Device type	Lin	nits	Unit
		-55°C ≤ T _C ≤ +125°C unless otherwise specified			Min	Max	
TBUF data input to	t _{IO}	See figure figures 4 and 5	<u>3</u> /	01		8.0	ns
output		as applicable		02		5.0	
				03		4.7	
				04		4.5	
TBUF three-state to output active and valid	^t on		<u>3</u> /	ALL		17	ns
(single pull-up) double pull-up						18	
TBUF three-state to	t _{PUS}		<u>3</u> /	01		46	ns
output inactive (single pull-up)				02		38	
				03		26	
				04		26	
TBUF three-state to	t _{PUF}		<u>3</u> /	01		22	ns
output inactive (pair of pull-ups)				02		19	
				03,04		17	

1/ Tested initially and after any design or process change that may affect this parameter and guaranteed to the limits specified in table I with the following conditions:

Global clock at 16MHz for device 01, and 25 MHz for devices 02, 03, and 04.

20 outputs at 5 MHz

50 outputs at 1 MHz

Alternate clock at 10 MHz

100 configurable logic blocks (CLB) at 5 MHz

150 CLBs at 1 MHz

20 horizontal long lines at 5 MHz


30 vertical long lines at 1 MHz


50 inputs at 5 MHz

10 inputs at 10 MHz

- $\underline{2}/\overline{\text{PWRDWN}}$ transitions must occur during operational V_{CC} levels.
- $\overline{3}$ / Parameter is not directly tested. Devices are first 100 percent functionally tested. Benchmark patterns (t_{B1-9}) are then used to determine the compliance of this parameter. For class M only characterization data is taken at initial device testing, prior to the introduction of significant changes, and at least twice yearly to monitor correlation between benchmark patterns and this parameter.
- 4/ Minimum CLOCK widths for the auxiliary buffer are 1.25 times the t_{CH} and t_{CL} .
- 5/ These parameters are for clock pulses internal to the chip. Externally applied clock, increases value by 20 percent.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-89823
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 14





PRINCIPAL DIMENSIONS AND DATUMS (LID SIDE UP - DIE FACING UP)

FIGURE 1. Case outline.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89823
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 15








FIGURE 1. <u>Case outline</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-89823
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 16

TERMINAL DETAILS





SECTION A-A TERMINAL DETAIL

FIGURE 1. <u>Case outline</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-89823
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 17


Symbol M	Inc	hes	Millime	Millimeters	
	Min	Max	Min	Max	
A A1 A2 D D1 D3 E E1	.125 .100 .060 1.510 1.060 1.510 1.060 1.000	.145 .120 .070 1.530 1.100 Ref. 1.530 1.100 Ref.	3.18 2.54 1.52 38.35 26.92 25.40 38.35 26.92 25.40	3.68 3.05 1.78 38.86 27.94 38.86 27.94	4 4,5 4 4,5


NOTES

- 1. The US government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.
- Datum plane -H- is located at the underside of leads, where leads exit package body.
- Datum A B and -D- to be determined where center leads exit package body at datum -H-.
- 4. These dimensions are to be determined at the datum plane -H-.
- Dimensions D1 and E1 define maximum ceramic body dimensions including glass protrusion and mismatch of ceramic body top and bottom.
- 6. Pin #1 identifier location. Pin #1 is the middle pin on the side with center justified. Identifier mark may be a notch, dot, or triangle.
- 7. Packages are shipped with uniformed leads
- Top side mark location, product mark is located on the nonlid side of package;i.e., lid side facing down. When mounted in this position, the pin out is clockwise.

FIGURE 1. Case outline - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-89823
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 18





PRINCIPAL DIMENSIONS AND DATUMS (LID SIDE UP - DIE FACING UP)


FIGURE 1. Case outline - Continued.


STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-89823
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 19

FIGURE 1. Case outline - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89823
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 20

TERMINAL DETAILS





SECTION A-A
TERMINAL DETAIL

FIGURE 1. <u>Case outline</u> - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89823
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 21

Symbol Min	Inc	hes	Millimeters		Notes
	Min	Max	Min	Max	
A A1 A2 D D1 D3 E E1 E3	.125 .100 .060 1.510 1.060 1.000 1.510 1.060	.145 .120 .070 1.530 1.100 Ref. 1.530 1.100 Ref.	3.18 2.54 1.52 38.35 26.92 25.40 38.35 26.92 25.40	3.68 3.05 1.78 38.86 27.94 38.86 27.94	4 4,5 4 4,5

MATES

- 1. The US government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.
- Datum plane -H- is located at the underside of leads, where leads exit package body.
- Datum A B and -D- to be determined where center leads exit package body at datum -H-.
- 4. These dimensions are to be determined at the datum plane -H-.
- Dimensions D1 and E1 define maximum ceramic body dimensions including glass protrusion and mismatch of ceramic body top and bottom.
- Pin #1 identifier location. Pin #1 is the middle pin on the side with center justified. Identifier mark may be a notch, dot, or triangle.
- 7. Packages are shipped with uniformed leads
- Top side mark location, product mark is located on the lid side of package;i.e., lid side facing up. When mounted in this position, the pin out is counterclockwise.

FIGURE 1. Case outline - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-89823
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 22

Cases Z and T (See note 6)





FIGURE 1. <u>Case outline</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-89823
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 23

Cases Z and T (See note 6)



NOTES:

- 1. Dimensions are in inches.
- 2. Metric dimensions are for reference only.
- 3. Packages are shipped flat as depicted
- 4. Lead dimensions call out includes lead finish.
- 5. The leads of this package style shall be protected from mechanical distortion and damage such that dimensions pertaining to relative lead/body "true positions" and lead "coplanarity" are always maintained until the next higher level package attachment process is complete. Package lead protection mechanisms (tie bars) are shown on the drawing for reference only. When microcircuit devices contained in this package style are shipped for use in Government equipment, or shipped directly to the Government as spare parts or mechanical qualification samples, lead "true position" and "coplanarity" protection shall be in place.
 - 6. Case Z represents marking the device on the nonlid side of device, i.e., lid side facing down. When mounted in this position, the pin out is clockwise. Case T represents marking the device on the lid side of the device i.e., lid side facing up. When mounted in this position, the pin out is counterclockwise.

FIGURE 1. Case outline - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-89823
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 24

Cases Z and T

Inches	ma	Inches	mm
.0010 .001 .002 .004 .005 .008 .010 .012 .0175	0.025 0.03 0.05 0.10 0.13 0.20 0.25 0.30 0.445	.050 .060 .080 .086 .095 .100 .115 .160 .200	1.27 1.52 2.03 2.18 2.41 2.54 2.92 4.06 5.08
.020 .021 .025 .030 .040	0.51 0.53 0.64 0.76 1.02	1.000 1.130 1.290 1.500 2.300 2.500	25.50 28.70 32.77 38.10 58.42 63.50

NOTE: Metric equivalents are for reference only.

FIGURE 1. <u>Case outline</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-89823
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 25

Case outline X Device ALL Device ALL Device ALL type type type Terminal Terminal Terminal Terminal Terminal Terminal number symbol number symbol number symbol NC 0\I-8A D15 1/0 Α2 **C1** LDC-I/O A9-I/Q D16 Α3 NC Ç2 A7-I/O 1/0 С3 GND A4 E1 1/0 I/0 Α5 C4 1/0 E2 A6 I/O C5 1/0 E3 A10-I/0 HDC-I/O E14 Α7 С6 1/0 1/0 Α8 1/0 **c7** 1/0 E15 1/0 1/0 С8 E16 Α9 1/0 1/0 С9 1/0 A10 1/0 1/0 F1 A11 1/0 c10 1/0 F2 A12-I/0 A12 1/0 **C11** 1/0 F3 1/0 1/0 F14 1/0 A13 1/0 C12 F15 1/0 A14 1/0 C13 1/0 1/0 A15 GND F16 NC C14 NC C15 M2-I/O **G1** 1/0 A16 1/0 1/0 В1 **C16** 1/0 G2 PWRDN G3 1/0 **D1** A11-I/0 В2 G14 1/0 В3 1/0 02 1/0 В4 1/0 D3 G15 1/0 V_{CC} TCLKIN-I/O G16 1/0 В5 1/0 **D4** A6-I/O **D**5 Н1 1/0 В6 1/0 1/0 1/0 Н2 A13-I/O В7 D6 Н3 В8 1/0 D7 1/0 v_{cc} H14 В9 80 1/0 GND VCC B10 1/0 D9 V_{CC} H15 INIT-I/O в11 1/0 010 B12 1/0 D11 1/0 H16 1/0 J1 1/0 B13 I/0 012 1/0 M1-RDATA **B14** D13 1/0 J2 1/0 $\mathbf{v}_{\mathbf{cc}}$ B15 MO-RTRIG D14 J3 GND J14 GND B16 I/0

NC = no connect

FIGURE 2. Terminal connections.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-89823
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 26

Case outline X - Continued.

Device type	ALL	Device type	ALL	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
J15 J16 K1 K2 K3 K14 K15 K16 L1 L2 L3 L14 L15 L16 M1 M2 M15 M16 N1 N2 N3 N4 N5 N6 N7	I/O I/O A5-I/O A14-I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	N8 N9 N10 N11 N12 N13 N14 N15 N16 P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 R1	GND V _{CC} I/O I/O I/O I/O D7-I/O GND I/O I/O A2- <u>I/</u> O A0-WS-I/O V _{CC} I/O RDY/BUSY-RCLK-I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14	CCLK DD-DIN-I/O I/O D1-I/O D1-I/O D2-I/O CS1-I/O D4-I/O I/O I/O I/O I/O I/O I/O NC NC NC NC NC I/O

NC = no connect

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-89823
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 27

Case outlines Y, Z, U, and T

Device type	ALL	Device type	ALL	Device type	ALL
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
1 2 3 4 5 6 7 8 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	V _{CC} A13-1/0 A6-1/0 1/0 1/0 1/0 1/0 1/0 A12-1/0 A7-1/0 1/0 1/0 A11-1/0 A8-1/0 1/0 A10-1/0 A9-1/0 V _{CC} GND PWRDWN TCLKIN-1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0	29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56	I/O	57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84	I/O I/O I/O I/O I/O I/O I/O M1-RDATA GND M0-RTRIG V_CC M2-I/O HDC-I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O

FIGURE 2. <u>Terminal connections</u> - Continued.


STANDARDIZED MILITARY DRAWING	SIZE A		5962-89823
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 28

Case outlines Y, Z, U, and T - Continued.

Device type	All	Device type	ALL	Device type	ALL
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110	I/O	112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137	I/O I/O I/O I/O D5-I/O CSO-I/O I/O I/O I/O I/O I/O I/O O D4-I/O I/O VCC GND D3-I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164	I/O I/O I/O I/O I/O I/O I/O DO-DIN-I/O DOUT-I/O CCLK V_CC GND AO-WS-I/O A1-CS2-I/O I/O I/O A3-I/O I/O A15-I/O A4-I/O I/O A1-I/O I/O A1-I/O I/O A1-I/O I/O A1-I/O I/O A1-I/O I/O AND

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89823
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 29



NOTE: Each configurable logic block includes a combinatorial logic section, two flip-flops, and program memory controlled multiplexer selection of function.


It has: Five logic variable inputs: a, b, c, d, and e.

a direct data input: di an enable clock: ec a clock (invertible): k an asynchronous reset: rd two outputs: x and y

FIGURE 3. Logic block diagram.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-89823
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 30

I/O BLOCK (IOB)




NOTE: The input/output block includes input and output storage elements and I/O options selected by configuration memory cells. A choice of two clocks is available on each die edge. The polarity of each clock line (not each flip-flop or latch) is programmable. A clock line that triggers the flip-flop on the rising edge is an active low latch enable (latch transparent) signal and vice versa. Passive pull-up can only be enable on inputs, not on outputs. All user inputs are programmed for TTL or CMOS thresholds.

FIGURE 3. Logic block diagram - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-89823
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 31


GENERAL LOGIC CELL ARRAY (LCA) SHITCHING CHARACTERISTICS



NOTE: All timings except t_{TSHZ} and t_{TSON} are measured at 1.5 V levels with 50 pF minimum output load. For input signals, rise and fall times are less than 6.0 ns, with low amplitude = 0.0 V, and high amplitude = 3.0 V.

FIGURE 4. . Timing diagrams and switching characteristics.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-89823
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 32







FIGURE 4. Timing diagrams and switching characteristics - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-89823
DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 33







NOTE: All timings except tTSHZ and tTSON are measured at 1.5 V with 50 pF minimum load output. For input signals, rise and fall times are \leq 6ns, low amplitude = 0 V and high = 3 V. table 1 table 1 table 2 table 3 V and high = 3 V. table 2 table 3 V and high = 3 V. table 3 V and high = 3 V. table 3 V and high = 3 V. table 3 V and high = 0 V and high = 3 V. table 3 V and high = 0 V and high = 3 V. table 3 V and high = 0 V and high = 3 V. table 3 V and high = 0 V and high = 3 V. table 3 V and high = 0 V and high = 3 V. table 3 V and high = 3 V. table 4 V and high = 3 V. table 3 V and high = 3 V. table 4 V and high = 3 V and high = 3 V. table 4 V and high = 3 V and high = 3 V. table 4 V and high = 3 V and hi

FIGURE 4. Timing diagrams and switching characteristics - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89823
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 34



Circuit A



Circuit B

FIGURE 5. Load circuit.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89823
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 35

TABLE IIA. <u>Electrical test requirements</u>. <u>1</u>/ <u>2</u>/ <u>3</u>/ <u>4</u>/ <u>5</u>/ <u>6</u>/ <u>7</u>/

Line	Test	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgro (in accorda MIL-I-38535,	ance with
no.	requirements	Device class M	Device class Q	Device class V
1	Interim electrical parameters (see 4.2)		1,7,9	1,7,9
2		Required	Required	Required
3	Same as line 1			1*,7* Δ
4	 Dynamic burn-in (method 1015)	Not required	Not required	Not required
5	Final electrical parameters	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9, 10,11
6	Group A test requirements	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11
7	Group C end-point electrical parameters	2,3,7, 8A,8B	1,2,3,7, 8A,8B Δ	1,2,3,7, 8A,8B,9, 10,11 Δ
8	Group D end-point electrical parameters	2,3, 8A,8B	2,3, 8A,8B	2,3, 8A,8B
9	Group E end-point electrical parameters	1,7,9	1,7,9	1,7,9

TABLE IIB. Delta limits at +25°C.

Parameter 1/	Device types
	ALL
Icco standby	±300 μA
IIL, IOL	±2 nA

The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta Δ

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89823
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 36

^{1/} Blank spaces indicate tests are not applicable.
2/ Any or all subgroups may be combined when using high-speed testers.
3/ Subgroups 7 and 8 functional tests shall verify the truth table.

 $[\]frac{7}{4}$ * indicates PDA applies to subgroup 1 and 7. $\frac{5}{2}$ ** see 4.4.1e.

 $[\]overline{\underline{6}}/$ Δ indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).

<u>7</u>/ See 4.4.1d.

- 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be M, D, R, and H and for device class M shall be M and D.
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-I-38535, appendix A, for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = +25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, after exposure, to the subgroups specified in table IIA herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.5 <u>Delta measurements for device classes Q and V</u>. Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after life test perform final electrical parameter tests, subgroups 1, 7, and 9.
 - 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V.
 - 6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
 - 6.4 Comments. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone (513) 296-5377.
 - 6.5 Symbols, definitions, and functional descriptions.

PWRDWN	POWER-DOWN.
MO	MODE O.
RTRIG	READ TRIGGER.
M1	 MODE 1 .
RDATA	READ DATA.
M2	MODE 2.
HDC	
LDC	OW DURING CONFIGURATION
RESET	RESET
DONE	DONE
PG	PROGRAM
BCLKIN	BCLKIN

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89823
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL D	SHEET 37

6.5	Symbols, definitions, and functional descriptions Continued.
	XTL1
	XTL2 EXTERNAL CRYSTAL
	CCLK
	DOUT DATA OUT
	DIN DATA IN
	CSO
	CS1
	CS2
	WS
	RCLK
	RDY/BUSY During peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin.
	TCLKIN
	INITINIT
	DO-D7 DATA
	AO-A15 ADDRESS
	I/O I/O
	V _{CC} +5.0 V SUPPLY VOLTAGE.
	`CC GND

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the four major microcircuit requirements documents (MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique part numbers. The four military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique part number. By establishing a one part number system covering all four documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format New MIL-H-38534 Standardized Military Drawings	Example PIN under new system 5962-XXXXXZZ(H or K)YY	Manufacturing source listing QML-38534	Document <u>Listing</u> MIL-BUL-103
New MIL-I-38535 Standardized Military Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standardized Military Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

6.7 Additional operating data.

- a. Power on delay is 2^{14} cycles from the non-master mode. This provides 11 to 33 ms of wait time.
- b. Power on delay is 2^{16} cycles for the master mode. This provides 43 to 130 ms of wait time.
- c. Clear is 375 cycles ±25 cycles and may take as long as 250 to 750 μ s.
- d. During normal power up, V_{CC} must rise from 2.0 V to V_{CC} minimum in less than 10 ms. If this does not occur, configuration must be delayed by using RESET.

6.8 Sources of supply.

- 6.8.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.8.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-89823
		REVISION LEVEL	SHEET 38

APPENDIX

10. SCOPE

- 10.1 <u>Scope</u>. This appendix contains the PIN substitution information to support the one part-one part number system. SMD 5962-89823XXM supersedes SMD 5962-89823. For new designs, after the date of this document the NEW PIN shall be used in lieu of the OLD PIN. For exsisting designs prior to the date of this document the NEW PIN can be used in lieu of the OLD PIN. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance. The PIN substitution data shall be as follows.
- 20. APPLICABLE DOCUMENTS This section is not applicable to this appendix.
- 30. SUBSTITUTION DATA

New PIN	Old PIN
5962-8982301MXX	5962-8982301XX
5962-8982301MYX	5962-8982301YX
5962-8982301MZX	5962-8982301ZX
5962-8982301MUX	not originally available
5962-8982301MTX	not originally available
5962-8982302MXX	5962-8982302XX
5962-8982302MYX	5962-8982302YX
5962-8982302MZX	5962-8982302ZX
5962-8982302MUX 5962-8982302MTX	not originally available not originally available
5962-8982303MXX	not originally available
5962-8982303MYX	not originally available
5962-8982303MZX	not originally available
5962-8982303MUX	not originally available
5962-8982303MTX	not originally available
5962-8982304MXX	not originally available
5962-8982304MYX	not originally available
5962-8982304MZX	not originally available
5962-8982304MUX	not originally available
5962-8982304MTX	not originally available

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-89823
		REVISION LEVEL D	SHEET 39

STANDARDIZED MILITARY DRAWING SOURCE APPROVAL BULLETIN

DATE: 94-01-27

Approved sources of supply for SMD 5962-89823 are listed below for immediate acquisition only and shall be added to QML-38535 during the next revision. QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-EC. This bulletin is superseded by the next dated revision of QML-38535.

	T	
Standardized	Vendor	Vendor
military drawing	CAGE	similar
PIN	number	PIN 1/
1111	, idinbe.	1211 20
5962-89823010XX	98739	ATT3090-50R175MQ
3302 G3G23G1QAA	10.00	
5962-8982301QZX	98739	ATT3090-50N164MQ
3502 030230142%	30703	7110030 0011201114
5962-89823020XX	98739	ATT3090-70R175MQ
3302-030230EQXX	30733	71713030 701173110
5962-8982302QZX	98739	ATT3090-70N164M0
3902-0902302QEX	30733	A113030=70110+11Q
5962-89823030XX	98739	ATT3090-100R175MQ
3902-0902303QAA	30/33	Duc 119001-06011V
FOCO 000020202V	00720	ATT2000 1000164M0
5962-8982303QZX	98739	ATT3090-100N164MQ
5050 0000000000	00700	1772000 10F017FN0
5962-8982304QXX	98739	ATT3090-125R175MQ
	1	.======================================
5962-8982304QZX	98739	ATT3090-125N164MQ
L		<u> </u>

1/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor	CAGE
number	

Vendor name and address

98739

AT&T Microelectronics 555 Union Boulevard Allentown, PA 18103

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.

STANDARDIZED MILITARY DRAWING SOURCE APPROVAL BULLETIN

DATE: 94-01-27

Approved sources of supply for SMD 5962-89823 are listed below for immediate acquisition only and shall be added to MIL-BUL-103 during the next revision. MIL-BUL-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-EC. This bulletin is superseded by the next dated revision of MIL-BUL-103.

Standardized military drawing PIN Vendor CAGE number Vendor similar PIN 1/ 5962-8982301MXX 68994 XC3090-50PG175B 5962-8982301MYX 68994 XC3090-50CQ164B 5962-8982301MZX 68994 XC3090-50CB164B 5962-8982301MUX 68994 XC3090-50CQ164B 5962-8982301MTX 68994 XC3090-50CB164B 5962-8982302MXX 68994 XC3090-70PG175B 5962-8982302MYX 68994 XC3090-70CQ164B 5962-8982302MZX 68994 XC3090-70CQ164B 5962-8982302MTX 68994 XC3090-70CQ164B 5962-8982303MXX 68994 XC3090-70CB164B 5962-8982303MXX 68994 XC3090-100PG175B 5962-8982303MXX 68994 XC3090-100CQ164B 5962-8982303MXX 68994 XC3090-100CB164B 5962-8982303MXX 68994 XC3090-100CB164B 5962-8982303MXX 68994 XC3090-100CB164B 5962-8982303MXX 68994 XC3090-100CB164B			
5962-8982301MYX 68994 XC3090-50CQ164B 5962-8982301MZX 68994 XC3090-50CB164B 5962-8982301MUX 68994 XC3090-50CQ164B 5962-8982301MTX 68994 XC3090-50CB164B 5962-8982302MXX 68994 XC3090-70CB164B 5962-8982302MYX 68994 XC3090-70CQ164B 5962-8982302MXX 68994 XC3090-70CB164B 5962-8982302MXX 68994 XC3090-70CB164B 5962-8982302MTX 68994 XC3090-70CB164B 5962-8982303MXX 68994 XC3090-100CQ164B 5962-8982303MYX 68994 XC3090-100CQ164B 5962-8982303MUX 68994 XC3090-100CQ164B 5962-8982303MUX 68994 XC3090-100CQ164B	military drawing	CAGE	similar
5962-8982301MZX 68994 XC3090-50CB164B 5962-8982301MUX 68994 XC3090-50CQ164B 5962-8982301MTX 68994 XC3090-50CB164B 5962-8982302MXX 68994 XC3090-70PG175B 5962-8982302MYX 68994 XC3090-70CQ164B 5962-8982302MZX 68994 XC3090-70CB164B 5962-8982302MUX 68994 XC3090-70CQ164B 5962-8982302MTX 68994 XC3090-70CB164B 5962-8982303MXX 68994 XC3090-100PG175B 5962-8982303MYX 68994 XC3090-100CQ164B 5962-8982303MZX 68994 XC3090-100CQ164B 5962-8982303MUX 68994 XC3090-100CQ164B	5962-8982301MXX	68994	XC3090-50PG175B
5962-8982301MUX 68994 XC3090-50CQ1648 5962-8982301MTX 68994 XC3090-50CB1648 5962-8982302MXX 68994 XC3090-70PG175B 5962-8982302MYX 68994 XC3090-70CQ164B 5962-8982302MZX 68994 XC3090-70CB164B 5962-8982302MUX 68994 XC3090-70CQ164B 5962-8982302MTX 68994 XC3090-70CB164B 5962-8982303MXX 68994 XC3090-100PG175B 5962-8982303MYX 68994 XC3090-100CQ164B 5962-8982303MZX 68994 XC3090-100CB164B 5962-8982303MUX 68994 XC3090-100CQ164B	5962-8982301MYX	68994	XC3090-50CQ164B
5962-8982301MTX 68994 XC3090-50CB164B 5962-8982302MXX 68994 XC3090-70PG175B 5962-8982302MYX 68994 XC3090-70CQ164B 5962-8982302MZX 68994 XC3090-70CB164B 5962-8982302MUX 68994 XC3090-70CQ164B 5962-8982302MTX 68994 XC3090-70CB164B 5962-8982303MXX 68994 XC3090-100PG175B 5962-8982303MYX 68994 XC3090-100CQ164B 5962-8982303MZX 68994 XC3090-100CB164B 5962-8982303MUX 68994 XC3090-100CQ164B	5962-8982301MZX	68994	XC3090-50CB164B
5962-8982302MXX 68994 XC3090-70PG175B 5962-8982302MYX 68994 XC3090-70CQ164B 5962-8982302MZX 68994 XC3090-70CB164B 5962-8982302MUX 68994 XC3090-70CQ164B 5962-8982302MTX 68994 XC3090-70CB164B 5962-8982303MXX 68994 XC3090-100PG175B 5962-8982303MYX 68994 XC3090-100CQ164B 5962-8982303MZX 68994 XC3090-100CB164B 5962-8982303MUX 68994 XC3090-100CQ164B	5962-8982301MUX	68994	XC3090-50CQ164B
5962-8982302MYX 68994 XC3090-70CQ164B 5962-8982302MZX 68994 XC3090-70CB164B 5962-8982302MUX 68994 XC3090-70CQ164B 5962-8982302MTX 68994 XC3090-70CB164B 5962-8982303MXX 68994 XC3090-100PG175B 5962-8982303MYX 68994 XC3090-100CQ164B 5962-8982303MZX 68994 XC3090-100CB164B 5962-8982303MUX 68994 XC3090-100CQ164B	5962-8982301MTX	68994	XC3090-50CB164B
5962-8982302MZX 68994 XC3090-70CB164B 5962-8982302MUX 68994 XC3090-70CQ164B 5962-8982302MTX 68994 XC3090-70CB164B 5962-8982303MXX 68994 XC3090-100PG175B 5962-8982303MYX 68994 XC3090-100CQ164B 5962-8982303MZX 68994 XC3090-100CB164B 5962-8982303MUX 68994 XC3090-100CQ164B	5962-8982302MXX	68994	XC3090-70PG175B
5962-8982302MUX 68994 XC3090-70CQ164B 5962-8982302MTX 68994 XC3090-70CB164B 5962-8982303MXX 68994 XC3090-100PG175B 5962-8982303MYX 68994 XC3090-100CQ164B 5962-8982303MZX 68994 XC3090-100CB164B 5962-8982303MUX 68994 XC3090-100CQ164B	5962-8982302MYX	68994	XC3090-70CQ164B
5962-8982302MTX 68994 XC3090-70CB164B 5962-8982303MXX 68994 XC3090-100PG175B 5962-8982303MYX 68994 XC3090-100CQ164B 5962-8982303MZX 68994 XC3090-100CB164B 5962-8982303MUX 68994 XC3090-100CQ164B	5962-8982302MZX	68994	XC3090-70CB164B
5962-8982303MXX 68994 XC3090-100PG175B 5962-8982303MYX 68994 XC3090-100CQ164B 5962-8982303MZX 68994 XC3090-100CB164B 5962-8982303MUX 68994 XC3090-100CQ164B	5962-8982302MUX	68994	XC3090-70CQ164B
5962-8982303MYX 68994 XC3090-100CQ164B 5962-8982303MZX 68994 XC3090-100CB164B 5962-8982303MUX 68994 XC3090-100CQ164B	5962-8982302MTX	68994	XC3090-70CB164B
5962-8982303MZX 68994 XC3090-100CB164B 5962-8982303MUX 68994 XC3090-100CQ164B	5962-8982303MXX	68994	XC3090-100PG175B
5962-8982303MUX 68994 XC3090-100CQ164B	5962-8982303MYX	68994	XC3090-100CQ164B
	5962-8982303MZX	68994	XC3090-100CB164B
5962-8982303MTX 68994 XC3090-100CB164B	5962-8982303MUX	68994	XC3090-100CQ164B
	5962-8982303MTX	68994	XC3090-100CB164B

1/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number Vendor name and address

68994

Xilinx, Incorporated 2100 Logic Drive San Jose, CA 95124

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.