
THIS REVIS	1. DATE (YYMMDD) 96-10-04	Form Approved OMB No. 0704-0188							
Public reporting to sources, gathering estimate or any o	ourden for this g and mainta ther aspect o	s collection is estimated to ining the data needed, an f this collection of informa	o average 2 hours pe d completing and re- tion, including sugge	r response, including the tin riewing the collection of info stions for reducing this burd	ne for reviewing instructions, s rmation. Send comments reg len, to Department of Defense vay, Suite 1204, Arlington, VA JRN COMPLETED FORM TO D IN ITEM 2 OF THIS FORM	searching existing data parding this burden e, Washingtion	2. PROCURING ACTIVITY NO.		
Headquarters Se Office of Manage PLEASE DO NO ISSUING CONTR	22202-4302, and to the DTHE GOVERNMENT	3. DODAAC							
4. ORIGINAT	b. ADDRESS (Street, City, State, Zip Code) 5. CAGE CO						6. NOR NO. 5962-R003-97		
a. TYPED NA	YPED NAME (First, Middle Initial, Columbus,OH 43216-5000					7. CAGE CODE 67268	8. DOCUMENT NO. 5962-89713		
9. TITLE OF	DOCUME	NT			10. REVISION LETT	FR	11. ECP NO.		
		MORY, DIGITAL CN ITHIC SILICON	MOS, PROGRAN	MMABLE LOGIC	a. CURRENT D	b. NEW E			
12. CONFIGU	JRATION	ITEM (OR SYSTEM) TO WHICH EC	CP APPLIES	l				
13. DESCRIP	TION OF	REVISION							
Rev Rev Rev Sheet 16: "Cha	isions des isions dat status ab ision leve Table I, fo aracteriza	e column; add "96 bove sheet numbe I block; delete "D", potnote <u>3</u> / Delete	add "Changes of 5-10-04". rs 1 and 16, de and add "E". the last senten initially and afte	elete "D", and add "l	NOR 5962-R003-97 E". and replace it with the cess change which r	e following:	meter."		
14. THIS SEC	CTION FO	R GOVERNMENT (JSE ONLY						
a. (X one)	Х	(1) Existing docume	ent supplemented	d by the NOR may be	used in manufacture.				
		(2) Revised docum	ent must be rece	ived before manufactu	rer may incorporate this	change.			
		(3) Custodian of ma	aster document s	hall make above revisi	ion and furnish revised o	document.			
b. ACTIVITY	AUTHORI	ZED TO APPROVE	CHANGE FOR	GOVERNMENT	c. TYPED NAME (Fin	st, Middle Initial, Last)			
DSCC-VAS					Ray Monnin				
d. TITLE				e. SIGNATURE			f. DATE SIGNED (YYMMDD)		
Microelectro	nics Team	n Chief		Ray Monnin			96-10-04		
		IPLISHING REVISION	NC	b. REVISION COMP	PLETED (Signature)		c. DATE SIGNED (YYMMDD)		
DSCC-VAS				Kenneth S. Rice					

THIS REVIS	SION DES		OF REVISION AS BEEN AUTH	ON (NOR) ORIZED FOR THE D	OCUMENT LISTED.	1. DATE (YYMMDD) 95-10-05	Form Approved OMB No. 0704-0188
Public reporting l sources, gatherin estimate or any o	burden for thing and mainta	s collection is estimated to aining the data needed, ar of this collection of informa-	o average 2 hours pend completing and revition, including sugge	response, including the tim riewing the collection of infor standard the collection of infor the collection of the collection (1215 Jefferson Davis Highw), Washington, DC 20503. HESE ADDRESSED, RETL ACTIVITY NUMBER LISTE	ne for reviewing instructions rmation. Send comments reen, to Dependent to Dependent of Defen	, searching existing data egarding this burden se, Washingtion	2. PROCURING ACTIVITY NO.
Office of Manage PLEASE DO NO ISSUING CONTI	TO THE GOVERNMENT M.	3. DODAAC					
b. ADDRESS (Street, City, State, Zip Code) 4. ORIGINATOR b. ADDRESS (Street, City, State, Zip Code) Defense Electronics Supply Center 67268							6. NOR NO. 5962-R199-95
a. TYPED NA Last)	ME (First,	Middle Initial,	1507 Wilming Dayton,OH 4	,		7. CAGE CODE 67268	8. DOCUMENT NO. 5962-89713
9. TITLE OF MICROCIR		NT MORY, DIGITAL CN	//OS, 4200 GATE		10. REVISION LET	TER	11. ECP NO.
PROGRAM	MABLE LC	OGIC ARRAY, MONO	DLITHIC SILICO	N	a. CURRENT C	b. NEW	N/A
12. CONFIGU	JRATION	ITEM (OR SYSTEM	I) TO WHICH EC	CP APPLIES			
13. DESCRIF	TION OF	REVISION					
Sheet 1 continue contention this exce RESET act	Rev Rev Rev "D" 8: For lim pF Rev 6: For the not n durin ssive c ive. T	isions date co ision level bl status of she . For sheet 1 the three cap it from 10 pF to 20 pF., "Ou ision level bl footnote 1/, e with the fol g the initial urrent, monito his clears the	lumn; add "Sock; change ets; for she 6, change for acitance test to 16 pF., 'tput capacitock; change after the lalowing: "Exphase of a rethe dropp: internal co	From "C" to "D' eet 1, change from "B" to "D". sts; "Input capacitar cance" change ma from "B" to "D' ast line; "5 input cassive supply reconfiguration ing of Vcc and i	rom "C" to "D". pacitance excep nce XTL1 and XT. ax limit from 1 ". puts at 10 Mhz" current can oc following a sh immediately ini gister in less	t XTL1 and XTL2" L2" change the ma 0 pF to 16 pF. ; add double blar cur as a result cort interruption tiate a reconfigu	nange from "B" to change the max ax limit from 15
14. THIS SEC	CTION FO	R GOVERNMENT (JSE ONLY				
a. (X one)	Х	(1) Existing docum	ent supplemented	d by the NOR may be u	used in manufacture.		
		(2) Revised docum	ent must be rece	ived before manufactu	rer may incorporate th	is change.	
		(3) Custodian of ma	aster document s	hall make above revisi	on and furnish revised	I document.	
b. ACTIVITY	AUTHOR	IZED TO APPROVE	CHANGE FOR	GOVERNMENT	c. TYPED NAME (F	First, Middle Initial, Last)	
DESC-ELD	S				Michael A. Frye		
d. TITLE				e. SIGNATURE			f. DATE SIGNED (YYMMDD)
Microelectro	onics Bran	ch Chief		Michael A. Frye			95-10-05
15a. ACTIVIT	Y ACCON	IPLISHING REVISION	ON	b. REVISION COMP	PLETED (Signature)		c. DATE SIGNED
DESC-ELD	ELDS Kenneth S. Rice (YYMMDD) 95-10-05						

								R	EVISI	ONS										
LTR						DESCF	RIPTIO	N					DATI	E (YR-N	MO-DA)		APPROVED			
А	Conv	Redrawn with changes. Converted drawing to one part-one part number SMD is package, outline letters U and T. Added devices 03 and						MD fo 3 and	rmat. 7	Added		93-	09-14			M. A. Frye				
В		Added case outline N. Made format changes, editoria throughout.							orial c	hange	6		94-02-04				M. A. Frye			
С		Added case outline M, 9, and 8. Editorial changes th						throu	ghout.			94-06-06				M. A. Frye				
REV	С	С	С																	
SHEET	35	36	37																	
REV	В	В	В	В	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34
REV STATI				RE\	/		С	С	С	В	В	В	В	В	В	В	В	В	В	В
OF SHEET:	S			SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PREF	PARED Ke	BY enneth I	Rice				DEFE	ENSE				SUPP		ENTE	R	
	_ITAR	RΥ)		CKED B h Pitha								DAYTON, OHIO 45444							
DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL		APPR	ROVED M	BY ike Frye)			420	0 GA	ATE F		GRA	MMA	Y, DI BLE						
DEPA AND AGE DEPARTME		OF TH		DRAV 92-07		PPRO\	/AL DA	TE		SIZE		CAG	E CO	DF	FO	60.6	207	42		
AMSC	N/A			REVIS	SION L	EVEL	С			A	•		726		29	62-8	59/	13		
AMSC N/A										SHE	ET	1	OF	37						

1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q and M) and space application (device class V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
- 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 RHA designator. Device class M RHA marked devices shall meet the MIL-I-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
- 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit function	Toggle Speed
01	3042-50	12x12 4200 gate programmable array	50 MHz
02	3042-70	12x12 4200 gate programmable array	70 MHz
03	3042-100	12x12 4200 gate programmable array	100 MHz
04	3042-125	12x12 4200 gate programmable array	125 MHz

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
M	Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883
Q or V	Certification and qualification to MIL-I-38535

1.2.4 Case outline(s). The case outlines shall be as designated in MIL-STD-1835 and as follows:

X CMGA15-PN 84 1/ Pin grid array package Y See figure 1 100 Quad flat package Z CMGA6-PN 132 2/ Pin grid array package U CMGA3-PN 84 1/ Pin grid array package T CQCC1-F100 100 Unformed-lead chip carr	Outline letter	Descriptive designator	<u>Terminals</u>	Package style
NSee figure 1100Quad flat packageMSee figure 1100Quad flat package9See figure 1100Quad flat package8See figure 1100Quad flat package	X Y Z U T N M 9	CMGA15-PN See figure 1 CMGA6-PN CMGA3-PN CQCC1-F100 See figure 1 See figure 1 See figure 1	84 1/ 100 132 2/ 84 1/ 100 100 100	Pin grid array package Quad flat package Pin grid array package Pin grid array package Unformed-lead chip carrier 3/ Quad flat package Quad flat package Quad flat package

- 1/ 84 = actual number of pins used, not maximum listed in MIL-STD-1835
- 2/ 132 = actual number of pins used, not maximum listed in MIL-STD-1835
- $\overline{3}$ / Pin 1 is the middle pin on the side with center justified identifier mark. Mark may be a notch, dot, or triangle.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89713
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 4

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.
1.3 <u>Absolute maximum ratings</u>. 3/

Thermal resistance, junction-to-case (Θ_{JC}):
Case outline X, Z, U, and T See MIL-STD-1835
Case outlines Y, N, M, 9, and 8 10° C/W 4/

Junction temperature (T_J) $+150^{\circ}$ C $\frac{5}{2}$ /Storage temperature range -65° C to $+150^{\circ}$ C

1.4 Recommended operating conditions. 6/

1.5 <u>Digital logic testing for device classes Q and V.</u>

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, bulletin, and handbook</u>. Unless otherwise specified, the following specification, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATIONS

MILITARY

MIL-I-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89713
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 5

^{3/} Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

When a thermal resistance for this case is specified in MIL-STD-1835 that value shall supersede the value indicated herein.

^{5/} Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

^{6/} All voltage values in this drawing are with respect to V_{SS}.

HANDBOOK

MILITARY

MIL-HDBK-780 - Standardized Military Drawings.

(Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 <u>Non-Government publications</u>. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192-88 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103.)

ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17 - A Standardized Test Procedure for the Characterization of Latch-up in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronics Industries Association, 2001 Pennsylvania Street, N.W., Washington, DC 20006.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V and herein.
 - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with figure 1 and 1.2.4 herein.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Logic block diagram. The logic block diagram shall be as specified in figure 3.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-I-38535.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89713
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 6

- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-I-38535.
- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.8.2 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.8.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-I-38535, appendix A).
 - 3.11 Operational notes. Additional information shall be provided by the device manufacturer (see 6.7 herein).
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein). For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 and the device manufacturer's QM plan.
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
 - 4.2.1 Additional criteria for device classes M.
 - a. Delete the sequence specified as initial (pre-burn-in) electrical parameters through interim (post-burn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
 - b. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class M the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - c. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89713
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 7

- Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535.
- 4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. For device class M subgroups 7, 8A and 8B tests shall consist of verifying functionality of the device. These tests form a part of the vendors test tape and shall be maintained and available upon request. For device classes Q and V subgroups 7, 8A and 8B shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's technical review board (TRB) in accordance with MIL-I-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on 5 devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC standard number 17 may be used for reference.
- e. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is five devices with no failures, and all input and output terminals tested.
- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein. Delta limits shall apply only to subgroup 1 of group C inspection and shall consist of tests specified in table IIB herein.
 - 4.4.2.1 Additional criteria for device class M . Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition D. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device classes M the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125^{\circ} C$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89713
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 8

		TABLE I. Electrical performance	characteristics.				
Test	Symbol	Conditions	Group A	Device	Lim	its	Unit
	$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$ $-55^{\circ} \text{ C} \leq \text{T}_{\text{C}} \leq +125^{\circ} \text{ C}$ unless otherwise specified		subgroups	type	Min	Max	
High level output voltage	V _{OH}	$V_{CC} = 4.5 \text{ V}, V_{IL} = 0.8 \text{ V}, V_{OH} = -4.0 \text{ mA}, V_{IH} = 2.0 \text{ V}$	1,2,3	All	3.7		V
		V _{CC} = 4.5 V and 5.5 V, V _{IL} = 0.9 V and 1.1 V, V _{IH} = 3.15 V and 3.85 V, I _{OH} = -4.0 mA					
Low level output voltage	V _{OL}	V _{CC} = 5.5 V, I _{OL} = 4.0 mA, V _{IL} = 0.8 V, V _{IH} = 2.0 V	1,2,3	All		0.4	V
		V _{CC} = 4.5 V and 5.5 V, V _{IL} = 0.9 V and 1.1 V, V _{IH} = 3.15 V and 3.85 V, I _{OL} = 4.0 mA					
Operating power supply	I _{CC}	V _{CC} = 5.5 V <u>1</u> /	1,2,3	01		245	mA
current				02		250	
				03		260	
				04		270	
Quiescent power supply current	Icco	CMOS inputs, V _{CC} = V _{IN} = 5.5 V	1,2,3	All		2.0	mA
Quiescent power supply current	Icco	TTL inputs, V _{CC} = V _{IN} = 5.5 V	1,2,3	All		15	mA
Power-down supply current	I _{CCPD}	PWRDWN = 0 V, V _{CC} = V _{IN} = 5.5 V	1,2,3	All		1.15	mA
Input leakage current	I _{IL}	V _{CC} = 5.5 V, V _{IN} = 0 V and 5.5 V	1,2,3	All	-20	20	μА
Output leakage current	I _{OL}	V _{CC} = 5.5 V, V _{IN} = 0 V and 5.5 V	1,2,3	All	-20	20	μА
Horizontal long line, pull-up current	I _{RLL}	V _{CC} = 5.5 V, V _{IN} = 0 V and 5.5 V	1,2,3	All		2.5	mA
	+	+	+	+	+		

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89713
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		C	9

		TABLE I. Electrical performance ch	naracteristics - Contin	ued.			
Test	Symbol	Conditions	Group A	Device	Limits		Unit
		$4.5 \text{ V} \le \text{V}_{\text{CC}} \le 5.5 \text{ V}$ -55° C ≤ T _C ≤ +125° C unless otherwise specified	subgroups	type	Min	Max	
High level input voltage	V _{IHT}	TTL inputs	1,2,3	All	2.0		V
Low level input voltage	V _{ILT}	TTL inputs	1,2,3	All		0.8	V
High level input voltage	V _{IHC}	CMOS inputs	1,2,3	All	0.7 V _{CC}		V
Low level input voltage	V _{ILC}	CMOS inputs	1,2,3	All		0.2 V _{CC}	V
Power down (PWRDWN) voltage 2/	V _{PD}		1,2,3	All	3.5		V
Input capacitance except XTL1 and XTL2	C _{IN}	See 4.4.1e	4	All		10	pF
Input capacitance XTL1 and XTL2	C _{IN}	See 4.4.1e	4	All		15	pF
Output capacitance	C _{OUT}	See 4.4.1e	4	All		10	pF
Functional test		See 4.4.1c	7,8A,8B	All			
Interconnect + t _{PID} +	t _{B1}	Measured on 12 columns	9,10,11	01		192	ns
12(t _{ILO)} + t _{OP}				02		122	_
				03		98	_
				04		78	
t _{CKO} + t _{ICK} + t _{CKI} +	t _{B2}	Tested on all CLB's	9,10,11	01		32	ns
merconnect				02		21	
				03		18	
				04		15	

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89713
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		C	10

		TABLE I. Electrical performance cha	naracteristics - Contir	nued.			
Test	Symbol	Conditions	Group A	Device	Limi	iits	Unit
		$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$ $-55^{\circ} \text{ C} \leq \text{T}_{\text{C}} \leq +125^{\circ} \text{ C}$ unless otherwise specified	subgroups	type	Min	Max	
Interconnect + t _{B3} t _{CKO} + t _{QLO} + t _{ILO} + t _{DICK}	t _{B3}	Tested on all CLB's	9,10,11	01		53	ns
			02		34		
				03	+	26	
l				04		22	
t _{ILO} + t _{ECCK} +	t _{B4}	Tested on all CLB's	9,10,11	01		35	ns
interconnect				02	+	23	
				03	+	19	
				04	†	17	_
t _{OKPO} + t _{OPS} - t _{OPF} + t _{PICK}	t _{B5}	Tested on all CLB's	9,10,11	01		73	ns
OPF ' YICK				02	+	53	
				03	+	44	
				04		40	
Interconnect + tCKO + tQLO +	t _{B6}	One long line pull-up	9,10,11	01		73	ns
^t CKO ^{+ t} QLO ⁺ ^t PUS ^{+ t} ICK				02		48	
				03	+	34	
				04		30	
Interconnect + toko + toko + toko + toko	t _{B7}	Other long line pull-up	9,10,11	01		83	ns
^t PUS ^{+ t} ICK				02		55	
				03	+	49	
				04	+	40.5	_

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89713
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 11

Test	Symbol Conditions		Device	ce Limits		Unit	
	$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$ -55° C $\leq \text{T}_{\text{C}} \leq +125^{\circ}$ C unless otherwise specified	subgroups	type	Min	Max		
Interconnect + t _{CKO} + t _{QLO} + t _{IO} + t _{ICK}	t _{B8}	No pull-up, lower long lines	9,10,11	01		47	ns
t _{IO} + t _{ICK}				02		31	
				03		25	_
				04		22	
Interconnect + t _{B9} t _{CKO} + t _{QLO} + t _{ICK} + t _{IO}	t _{B9}	No pull-up, upper long lines	9,10,11	01		57	ns
t _{ICK} + t _{IO}				02		38	_
				03		32	
			04		28	_	
Logic input to output (combinatorial)	t _{ILO}	See figure 4	<u>3</u> /	01		14	ns
(combinational)				02		9.0	
				03		7	_
				04		5.5	_
Reset input to output	t _{RIO}		<u>3</u> /	01		15	ns
				02		8.0	_
				03		7	_
				04		6	
Reset direct width	t _{RPW}		<u>3</u> /	01	12		ns
				02	8.0		_
				03	7		_
				04	6		-

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89713
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		C	12

Test	Symbol Conditions	Group A	Device	Limits		Unit	
l	$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$ $-55^{\circ} \text{ C} \leq \text{T}_{\text{C}} \leq +125^{\circ} \text{ C}$ unless otherwise specified	subgroups	type	Min	Max		
Master reset pin to CLB output (X and Y)	ter reset pin to CLB t _{MRQ} See figure 4 <u>3/</u>	<u>3</u> /	01		30	ns	
output (A and 1)				02	+	24	
				03		19	
				04		17	
K clock input to CLB output	ock input to CLB t _{CKO}	<u>3</u> /	01		12	ns	
outpui				02	+	8	
				03	+	6	
				04		5	
Clock K to the outputs X or Y when Q is return	t _{QLO}		<u>3</u> /	01		25	ns
through the function generators to drive X or Y			02		13		
OI I				03	1	10	
				04		8	
K clock logic-input	t _{ICK}		<u>3</u> /	01	12		ns
setup				02	8.0		
				03	7		_
				04	5.5	-	
K clock logic-input hold	t _{CKI}		<u>3</u> /	All	1.0		ns
Logic input setup to K clock	t _{DICK}		<u>3</u> /	01	8.0		ns
CIOCK				02	5.0		
				03	4		
				04	3		-

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89713
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		C	13

		TABLE I. Electrical performance chara	acteristics - Contir	nued.			
Test	Symbol	Conditions	Group A	Device	Limit	its	Unit
		$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$ $-55^{\circ} \text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ} \text{C}$ unless otherwise specified	subgroups	type	Min	Max	
Logic input hold from K	t _{CKDI}	See figure 4	<u>3</u> /	01	6.0		ns
CIUCK				02	4.0		
				03	2		
				04	1.5		
Logic input setup to enable clock	t _{ECCK}		<u>3</u> /	01	10		ns
GIADIC GIOCK				02	7.0		
				03	5		
				04	4.5		_
Logic input hold to enable clock	^t CKEC		<u>3</u> /	All	2.5		ns
Clock (high) <u>4</u> /	t _{CH}	1	<u>3</u> /	01	9.0		ns
				02	5.0		
				03	4		
				04	3		
Clock (low) 4/	t _{CL}		3/	01	9.0		ns
				02	5.0		
				03	4		_
				04	3		_
Pad (package pin) to input direct	t _{PID}		<u>3</u> /	01		10.0	ns
				02		6.0	
				03		4	
				04		3	
Fast (CMOS only) input pad through clock buffer to any CLB or IOB clock input	^t PGCC		<u>3/</u>	01 02,03, 04	<u> </u>	8.5 6.5	ns

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89713
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 14

Test	Symbol	Conditions	Group A	Device	ce Limits		Unit
	,	$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $-55^{\circ} \text{ C} \leq \text{T}_{C} \leq +125^{\circ} \text{ C}$ unless otherwise specified	subgroups	type	Min	Max	
I/O clock to I/O RI input (FF)	t _{IKRI}	See figure 4	<u>3</u> /	01		11	ns
input (i i)				02		5.5	
				03		4	
				04		3	
I/O clock to pad-input setup	t _{PICK}		<u>3</u> /	01	30		ns
Seruh				02	20		
				03	17		
				04	16		
I/0 clock to pad-input hold	^t IKPI		<u>3</u> /	All	0		ns
I/O clock to pad (fast)	^t OKPO		<u>3</u> /	01		18	ns
				02		13	
				03	+	10	
				04	<u> </u>	9	_
I/O clock to pad-output	took	•	3/	01	15		ns
setup				02	10	+	_
				03	9	+	_
				04	8		
I/O clock to pad-output hold	^t oko		<u>3</u> /	All	0		ns
I/O clock (high) <u>5</u> /	t _{IOH}	•	<u>3</u> /	01	9.0		ns
				02	5.0		_
				03	4		-
				04	3		_

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-89713
		REVISION LEVEL C	SHEET 15

		TABLE I. Electrical performance cha	naracteristics - Contir	nued.			
Test	Symbol	Conditions	Group A	Device	Lim	nits	Unit
		$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$ $-55^{\circ} \text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ} \text{C}$ unless otherwise specified	subgroups	type	Min	Max	
I/O clock (low) <u>5</u> /	t _{IOL}	See figure 4	<u>3</u> /	01	9.0		ns
				02	5.0		
				03	4		
			04	3		_	
Output (enabled fast)	t _{OPF}		<u>3</u> /	01		15	ns
to pad				02	+	9.0	_
				03	+	6	
				04		5	
Output (enabled slow) to pad	t (enabled slow) t _{OPS}	<u>3</u> /	01		40	ns	
ιο ραυ				02	†	33	
				03		24	
				04		20	
Three-state to pad begin high impedance (fast)	t _{TSHZ}		<u>3</u> /	01		14	ns
High impedance (rasi)				02	+	12	
				03	+	10	
				04	<u> </u>	9	_
Three-state to pad end high impedance (fast)	t _{TSON}		<u>3</u> /	01		20	ns
Iligii iiipodanoo (racs)				02	†	14	
ı				03	+	12	
				04		11	
Master RESET to input RI	t _{RRI}		<u>3</u> /	01		37	ns
ı				02		27	
				03,04		24	

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89713
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		C	16

Test	Symbol	nbol Conditions	Group A	A Device	ce Limits		Unit	
		$4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$ $-55^{\circ} \text{ C} \leq \text{T}_{C} \leq +125^{\circ} \text{ C}$ unless otherwise specified	subgroups	type	Min	Max		
Master RESET to output (FF)	t _{RPO}	See figure 4	<u>3</u> /	01		55	ns	
(11)				02		43	_	
				03		33	_	
				04		29		
Bidirectional buffer	t _{BIDI}		<u>3</u> /	01		4.0	ns	
delay					02		2.0	_
				03		1.8	_	
				04		1.7		
TBUF data input to output	t _{IO}	t _{IO} <u>3</u> /	01		8.0	ns		
ouput				02		5.0		
				03		4.7		
				04		4.5		
FBUF three-state to output active and valid (single pull-up)	t _{ON}		<u>3</u> /	All		15	ns	
double pull-up					16			
ΓBUF three-state to output inactive (single	t _{PUS}		<u>3</u> /	01		42	ns —	
pull-up)				02		36		
				03		22	_	
				04		17	_	
BUF three-state to	t _{PUF}	-	<u>3</u> /	01		22	ns	
output inactive (pair of pull-ups)				02		17	_	
				03		15	_	
				04		12		

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89713
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 17

TABLE I. Electrical performance characteristics - Continued.

Tested initially and after any design or process change that may affect this parameter and guaranteed to the limits specified in table I with the following conditions:

Global clock at 16 MHz for device type 01 and 25 MHz for device types 02, 03, and 04.

10 outputs at 5 MHz

25 outputs at 1 MHz

Alternate clock at 10 MHz

50 configurable logic blocks (CLB) at 5 MHz

75 CLBs at 1 MHz


- 15 horizontal long lines at 5 MHz
- 20 vertical long lines at 1 MHz
- 25 inputs at 5 MHz
- 5 inputs at 10 MHz
- PRWDWN transitions must occur during operational V_{CC} levels.

 Parameter is not directly tested. Devices are first 100 percent functionally tested. Benchmark patterns (t_{B1-9}) are then used to determine the compliance of this parameter. Characterization data are taken at initial device testing, prior to the introduction of significant changes, and at least twice yearly to monitor correlation between benchmark patterns and this parameter (class M only).
- Minimum CLOCK widths for the auxiliary buffer are 1.25 times the t_{CH} and t_{CL}.

 These parameters are for clock pulses internal to the chip. Externally applied clock, increases value by 20 percent.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be M. D. R. and H and for device class M shall be M and D.
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-I-38535. appendix A, for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = +25^{\circ} \text{C} \pm 5^{\circ} \text{C}$, after exposure, to the subgroups specified in table IIA herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.5 Delta measurements for device classes Q and V. Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after life test perform final electrical parameter tests, subgroups 1, 7, and 9.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE A		5962-89713
	REVISION LEVEL C	SHEET 18




NOTES:

- 1. Dimensions are in inches.
- 2. The US goverment preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.
- 3. Pin 1 identifier location. Pin 1 is the middle pin on the side with center justified identifier mark. May be a notch, dot, or triangle.
- 4. Top side mark location, product mark is located on the nonlid side of package; i.e., lid side facing down. When mounted in this position, the pin out is clockwise.

FIGURE 1. Case outline.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89713
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		C	19




- 1. Dimensions are in inches.
- 2. The US government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.
 - 3. Pin 1 identifier location. Pin 1 is the middle pin on the side with center justified identifier mark. May be a notch, dot, or triangle.
 - 4. Top side mark location, product mark is located on the lid side of package; i.e., lid side facing up. When mounted in this position, the pin out is counterclockwise

FIGURE 1. Case outline - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-89713
		REVISION LEVEL C	SHEET 20






NOTES:

- Top side mark location, product mark is located on the lid side of package; i.e., lid side facing up. When mounted in this position, the pin out is counterclockwise
- 2. Dimensions are in inches.
- 3. The US government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.
- 4. Pin 1 identifier location. Pin 1 is the middle pin on the side with center justified identifier mark. May be a notch, dot, or triangle.
- 5. The leads of this package style shall be protected from mechanical disfortion and damage such that dimensions pertaining to relative lead/body "true positions" and lead "coplanarity" are always maintained until the next higher level package attachment process is complete. Package lead protection mechanisms (tie bars) are shown on the drawing for reference only. When microcircuit devices contained in this package style are shipped for use in Government equipment, or shipped directly to the Government as spare parts or mechanical qualification samples, lead "true position" and "coplanarity" protection shall be in place.

FIGURE 1. Case outline - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89713
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 21



Inches	mm	Inches	mm
.002	0.05	.025	0.64
.006	0.15	.028	0.71
.008	0.20	.030	0.76
.009	0.23	.090	2.29
.010	0.25	.120	3.05
.020	0.51	.600	15.24
.022	0.56	.750	19.05
		2.550	64.77


CERAMIC TIE-BAR —/
(4 PLCS.)

— 2.300 2 PLCS. -

FIGURE 1. Case outline - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-89713
		REVISION LEVEL C	SHEET 22







NOTES:

- Top side mark location, product mark is located on the nonlid side of package; i.e., lid side facing down. When mounted in this 1. position, the pin out is clockwise
- Dimensions are in inches.
- 3. The US government preferred system of measurement is the metric SI system. However, this item was originally designed using inchpound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.
 Pin 1 identifier location. Pin 1 is the middle pin on the side with center justified identifier mark. May be a notch, dot, or triangle.
- 4.
- The leads of this package style shall be protected from mechanical distortion and damage such that dimensions pertaining to relative lead/body "true positions" and lead "coplanarity" are always maintained until the next higher level package attachment process is completé. Package lead protection mechanisms (tie bars) are shown on the drawing for reference only. When microcircuit devices contained in this package style are shipped for use in Government equipment, or shipped directly to the Government as spare parts or mechanical qualification samples, lead "true position" and "coplanarity" protection shall be in place.

FIGURE 1. Case outline - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-89713
		REVISION LEVEL C	SHEET 23







Inches	mm	Inches	mm
.002	0.05	.025	0.64
.006	0.15	.028	0.71
.008	0.20	.030	0.76
.009	0.23	.090	2.29
.010	0.25	.120	3.05
.020	0.51	.600	15.24
.022	0.56	.750	19.05
		2.550	64.77

FIGURE 1. Case outline - Continued.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE A		5962-89713
	REVISION LEVEL C	SHEET 24





NOTES:

- Dimensions are in inches.
- 2. The US government preferred system of measurement is the metric SI system. However, this item was originally designed using inchpound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.
- precedence.

 3. Pin 1 identifier location. Pin 1 is the middle pin on the side with center justified identifier mark. May be a notch, dot, or triangle or other metallized feature.
- 4. Top side mark location, product mark is located on the lid side of package; i.e., lid side facing up. When mounted in this position, the pin out is counterclockwise
- 5. The leads of this package style shall be protected from mechanical distortion and damage such that dimensions pertaining to relative lead/body "true positions" and lead "coplanarity" are always maintained until the next higher level package attachment process is complete. Package lead protection mechanisms (tie bars) are shown on the drawing for reference only. When microcircuit devices contained in this package style are shipped for use in Government equipment, or shipped directly to the Government as spare parts or mechanical qualification samples, lead "true position" and "coplanarity" protection shall be in place.

FIGURE 1. Case outline - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89713
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 26

Case outline X and U

Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 C1 C2 C3 C5 C6 C7	A9-I/O A8-I/O A11-I/O I/O A6-I/O A13-I/O A14-I/O I/O A3-I/O A2-I/O CCLK I/O PWRDWN A10-I/O I/O A15-I/O A4-I/O I/O CS2-A1-I/O WS-A0-I/O DIN-D0-I/O I/O TCLKIN-I/O INDEX PIN A7-I/O GND A5-I/O	C10 C11 D1 D2 D10 D11 E1 E2 E3 E9 E10 E11 F1 F2 F3 F9 F10 F11 G1 G2 G3 G9 G10 G11 H1 H2 H10 H11	DOUT-I/O RCLK-I/O I/O I/O WRT-D1-I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	J1 J2 J5 J6 J7 J10 J11 K1 K2 K3 K4 K5 K6 K7 K8 K9 K10 K11 L1 L2 L3 L4 L5 L6 L7 L8	I/O

FIGURE 2. Terminal connections.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89713
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 27

Case outline Y, T, N, M, 9, and 8

Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34	GND A13 A6 A12 A7 I/O I/O A11 A8 A10 A9 VCCD PWRDWN TCLKIN-I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67	I/O I/O I/O M1-RDATA GND M0-RTRIG V_CC M2 HDC I/O	68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100	D6-I/O I/O I/O I/O D5-I/O CSO D4-I/O I/O D3-I/O CS1 D2-I/O I/O I/O I/O D1-I/O RCLK-RDY/BUSY DIN-D0-I/O DOUT-I/O CCLK VCC GND WS-A0 CS2-A1 I/O A2 A3 I/O A2 A3 I/O I/O A15 A4 A14 A5

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89713
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 28


Case outline Z

Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 C1 C2 C3 C4 C5 C6 C7 C7 C8 C11 C12 C11 C12 C11 C12 C11 C12 C13 C14 C15 C15 C16 C16 C16 C17 C17 C17 C17 C17 C17 C17 C17 C17 C17	PWRDN N/C N/C N/O I/O I/O I/O I/O I/O I/O N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C	D3 D12 D13 D14 E1 E2 E3 E12 E13 E14 F1 F2 F3 F14 G1 G2 G3 G12 G13 G14 H1 H2 H3 H12 H3 H14 J1 J2 J3 J14 K1 K2 K3 K11 L2 L3 L12 L3	VCC VCC VCC I/O LDC-I/O A7-I/O I/O I/O I/O NC A12-I/O I/O I/O I/O I/O A13-I/O VCC VCC I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	L13 L14 M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11 M12 M13 M14 N1 N2 N3 N4 N5 N6 N7 N8 N9 N10 N11 N12 P1	I/O NC NC I/O A0-W5-I/O DOUT-I/O VCC D1-I/O D2-I/O GND VCC D5-I/O I/O XTAL2-I/O I/O RCLK-BUSY/ RDY-I/O NC D3-I/O D4-I/O D0-DIN-I/O I/O CS0-I/O I/O DONE-PG I/O CCLK I/O I/O NC CS1-I/O I/O NC CS1-I/O I/O NC CS1-I/O I/O NC RCLK-BUSY/ RDY-I/O I/O RCLK-BUSY/ RDY-I/O I/O RCLK-BUSY/ RDY-I/O I/O NC D3-I/O I/O NC D1-I/O I/O RCLK-BUSY/ RDY-I/O I/O NC RCS1-I/O I/O RCLK-BUSY/ RDY-I/O I/O NC I/O RCLK-BUSY/ RDY-I/O I/O NC I/O RCS1-I/O I/O NC RESET

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-89713
		REVISION LEVEL C	SHEET 29

CONFIGURABLE LOGIC BLOCK (CLB)



NOTE: Each CLB includes a combinatorial logic section, two flip-flops, and a program memory controlled multiplexer selection of function.

It has: Five logic variable inputs: a, b, c, d, and e A direct data input: di

A direct data input: di An enable clock: ec A clock (invertible): k An asynchronous reset: rd Two outputs: x and y

FIGURE 3. Logic block diagrams.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-89713
		REVISION LEVEL C	SHEET 30

I/O BLOCK (IOB) PROGRAM-CONTROLLED MEMORY CELLS $^{\rm V}$ CC THREE-OUTPUT PASSIVE SLEW OUT STATE INVERT SELECT RATE PULL UP INVERT THREE-STATE (OUTPUT → ENABLE) D OUTPUT 0 OUT → BUFFER FLIP I/0 FLOP PAD DIRECT IN <→ REGISTER <→ Q D FLIP ΙN TTL OR FLOP OR CMOS INPUT LATCH THRESHOLD (MASTER RESET PIN) οk PROGRAM CONTROLLED MULTIPLEX ○ = PROGRAMMABLE

NOTE: The IOB includes input and output storage elements and I/O options selected by configuration memory cells. A choice of two clocks is available on each die edge. The polarity of each clock line (not each flip-flop or latch) is programmable. A clock line that triggers the flip-flop on the rising edge is an active low latch enable (latch transparent) signal and vice versa. Passive pull-up can only be enabled on inputs, not on outputs. All user inputs are programmed for TTL or CMOS thresholds.

INTERCONNECTION POINT OR PIP

FIGURE 3. Logic block diagrams - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89713
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 31

GENERAL LOGIC CELL ARRAY (LCA) SWITCHING CHARACTERISTICS PWRDWN - $^{
m V}$ C C (VALID) NOTE: All timings except t_{TSHZ} and t_{TSON} are measured at 1.5 V levels with 50 pF minimum output load. For input signals, rise and fall times are less than 6.0 ns, with low amplitude = 0 V, and high amplitude = 3.0 V. FIGURE 4. Timing diagrams and switching characteristics. SIZE **STANDARDIZED** 5962-89713 Α **MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER**

REVISION LEVEL


С

SHEET

32

DAYTON, OHIO 45444


CONFIGURABLE LOGIC BLOCK (CLB) SWITCHING CHARACTERISTICS



 $\label{eq:FIGURE 4.} \ \underline{\text{Timing diagrams and switching characteristics}} \ \text{-} \ \text{Continued}.$

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89713
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		C	33


I/O BLOCK (IOB) SWITCHING CHARACTERISTICS




NOTE: t_{TSHZ} is determined when the output shifts 10 percent (of the output voltage swing) from V_{OL} level or V_{OH} level. See figure 5, circuit A herein for circuit used. t_{TSON} is measured at 0.5 V_{CC} level with $V_{IN} = 0.0$ V for three-state to active High, and $V_{IN} = V_{CC}$ for three-state to active low. See figure 5, circuit B herein for circuit used.

FIGURE 4. <u>Timing diagrams and switching characteristics</u> - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89713
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 34



Circuit A



Circuit B

FIGURE 5. Load circuits.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-89713
		REVISION LEVEL C	SHEET 35

TABLE IIA. Electrical test requirements. 1/2/3/4/5/6/7/

Line	Test	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance wi MIL-I-38535, table	
no.	requirements	Device class M	Device class Q	Device class V
1	Interim electrical parameters (see 4.2)		1,7,9	1,7,9
2	Static burn-in (method 1015)	Required	Required	Required
3	Same as line 1			1*,7* Δ
4	Dynamic burn-in (method 1015)	Not required	Not required	Not required
5	Final electrical parameters	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9, 10,11
6	Group A test requirements	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11
7	Group C end-point electrical parameters	2,3,7, 8A,8B	1,2,3,7, 8A,8B Δ	1,2,3,7, 8A,8B,9, 10,11 Δ
8	Group D end-point electrical parameters	2,3, 8A,8B	2,3, 8A,8B	2,3, 8A,8B
9	Group E end-point electrical parameters	1,7,9	1,7,9	1,7,9

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89713
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 36

^{1/} Blank spaces indicate tests are not applicable.
2/ Any or all subgroups may be combined when using high-speed testers.
3/ Subgroups 7 and 8 functional tests shall verify the truth table.
4/ * indicates PDA applies to subgroup 1 and 7.
5/ ** see 4.4.1e.
6/ Δ indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).
7/ See 4.4.1d.

TABLE IIB. Delta limits at +25° C.

Parameter 1/	Device types
	All
I _{CCO} standby	±300 µA
I _{IL} , I _{OL}	±2 nA

 $^{1\!\!/}$ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta Δ

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone (513) 296-5377.
- 6.5 Symbols, definitions, and functional descriptions.

POWER-DOWN. PWRDWN MO MODE 0. RTRIG READ TRIGGER. M1 MODE 1. RDATA READ DATA. M2 MODE 2 **HDC** HIGH DURING CONFIGURATION. LOW DURING CONFIGURATION RESET DONE DONE PG **PROGRAM** BCLKIN **BCLKIN** XTI 1 **EXTERNAL CRYSTAL** XTL2 **EXTERNAL CRYSTAL** CCLK CONFIGURATION CLOCK DOUT **DATA OUT** DIN DATA IN CSO CHIP SELECT, WRITE.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-89713
		REVISION LEVEL C	SHEET 37

|--|

CHIP SELECT, WRITE. CHIP SELECT, WRITE. CHIP SELECT, WRITE. CS2

READ CLOCK.

During peripheral parallel mode configuration, this pin indicates when the chip is ready for

another byte of data to be written into it. After configuration is complete, this pin becomes a

user programmed I/O pin.

TCLKIN **TCLKIN** INIT INIT D0-D7 DATA A0-A15 **ADDRESS**

INPUT/OUTPUT(DEDICATED). I/O +5.0 V SUPPLY VOLTAGE.

GROUND

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the four major microcircuit requirements documents (MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique part numbers. The four military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique part number. By establishing a one part number system covering all four documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military degumentation format	Example PIN	Manufacturing	Document
Military documentation format New MIL-H-38534 Standardized Military Drawings	under new system 5962-XXXXXZZ(H or K)YY	source listing QML-38534	MIL-BUL-103
New MIL-I-38535 Standardized Military Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standardized Military Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

6.7 Additional operating data.

- a. Power on delay is 2¹⁴ cycles from the non-master mode. This provides 11 to 33 ms of wait time.
- b. Power on delay is 2^{16} cycles for the master mode. This provides 43 to 130 ms of wait time.
- c. Clear is 375 cycles ±25 cycles and may take as long as 250 to 750 µs.
- d. During normal power up, V_{CC} must rise from 2.0 V to V_{CC} minimum in less than 10 ms. If this does not occur, configuration must be delayed by using RESET.

6.8 Sources of supply.

- 6.8.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.8.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

5962-89713

38

SHEET

STANDARDIZED MILITARY DRAWING	SIZE A	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C

APPENDIX

10. SCOPE

- 10.1 <u>Scope</u>. This appendix contains the PIN substitution information to support the one part-one part number system. SMD 5962-89713XXM supersedes SMD 5962-89713. For new designs, after the date of this document the NEW PIN shall be used in lieu of the OLD PIN. For exsisting designs prior to the date of this document the NEW PIN can be used in lieu of the OLD PIN. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance. The PIN substitution data shall be as follows.
- 20. APPLICABLE DOCUMENTS This section is not applicable to this appendix.

30. SUBSTITUTION DATA

New PIN	Old PIN
5962-8971301MXX 5962-8971301MZX 5962-8971301MZX 5962-8971301MTX 5962-8971301MMX 5962-8971301MMX 5962-8971301MMX 5962-8971301M9X 5962-8971302MXX 5962-8971302MXX 5962-8971302MXX 5962-8971302MXX 5962-8971302MXX 5962-8971302MXX 5962-8971302MXX 5962-8971302MXX 5962-8971302MXX 5962-8971302MXX 5962-8971302MXX 5962-8971302MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971303MXX 5962-8971304MXX 5962-8971304MXX 5962-8971304MXX 5962-8971304MXX 5962-8971304MXX 5962-8971304MXX	5962-8971301XX 5962-8971301YX 5962-8971301ZX not originally available originally available service originally available service originally available not originally available
5962-8971304MNX 5962-8971304MMX 5962-8971304M9X 5962-8971304M8X	not originally available not originally available not originally available not originally available

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE A		5962-89713
	REVISION LEVEL C	SHEET 39

STANDARDIZED MILITARY DRAWING SOURCE APPROVAL BULLETIN

DATE: 94-06-06

Approved sources of supply for SMD 5962-89713 are listed below for immediate acquisition only and shall be added to MIL-BUL-103 during the next revision. MIL-BUL-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-EC. This bulletin is superseded by the next dated revision of MIL-BUL-103.

Standardized	Vendor	Vendor
military drawing	CAGE	similar
PIN	number	PIN <u>1</u> /
		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
5962-8971301MXX	68994	XC3042-50PG84B
5962-8971301MYX	68994	XC3042-50CQ100B
5962-8971301MZX	68994	XC3042-50PG132B
5962-8971301MNX	68994	XC3042-50CQ100B
5962-8971301MMX	68994	XC3042-50CQ100B
5962-8971301M9X	68994	XC3042-50CB100B
5962-8971302MXX	68994	XC3042-70PG84B
5962-8971302MYX	68994	XC3042-70CQ100B
5962-8971302MZX	68994	XC3042-70PG132B
5962-8971302MNX	68994	XC3042-70CQ100B
5962-8971302MMX	68994	XC3042-70CQ100B
5962-8971302M9X	68994	XC3042-70CB100B
5962-8971303MXX	68994	XC3042-100PG84B
5962-8971303MYX	68994	XC3042-100CQ100B
5962-8971303MZX	68994	XC3042-100PG132B
5962-8971303MNX	68994	XC3042-100CQ100B
5962-8971303MMX	68994	XC3042-100CQ100B
5962-8971303M9X	68994	XC3042-100CB100B

1/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number 68994 Vendor name <u>and address</u> Xilinx, Incorporated 2100 Logic Drive San Jose, CA 95124

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.

STANDARDIZED MILITARY DRAWING SOURCE APPROVAL BULLETIN

DATE: 94-06-06

Approved sources of supply for SMD 5962-89713 are listed below for immediate acquisition only and shall be added to QML-38535 during the next revision. QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-EC. This bulletin is superseded by the next dated revision of QML-38535.

Standardized military drawing PIN	Vendor CAGE number	Vendor similar PIN <u>1</u> /
5962-8971301QUX	98739	ATT3042-50R84MQ
5962-8971301QTX	2/	ATT3042-50N100MQ
5962-8971301QZX	98739	ATT3042-50R132MQ
5962-8971301Q8X	98739	ATT3042-50N100MQ
5962-8971302QUX	98739	ATT3042-70R84MQ
5962-8971302QTX	<u>2</u> /	ATT3042-70N100MQ
5962-8971302QZX	98739	ATT3042-70R132MQ
5962-8971302Q8X	98739	ATT3042-70N100MQ
5962-8971303QUX	98739	ATT3042-100R84MQ
5962-8971303QTX	<u>2</u> /	ATT3042-100N100MQ
5962-8971303QZX	98739	ATT3042-100R132MQ
5962-8971303Q8X	98739	ATT3042-100N100MQ
5962-8971304QUX	98739	ATT3042-125R84MQ
5962-8971304QTX	<u>2</u> /	ATT3042-125N100MQ
5962-8971304QZX	98739	ATT3042-125R132MQ
5962-8971304Q8X	98739	ATT3042-125N100MQ

^{1/ &}lt;u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number 98739 Vendor name <u>and address</u> AT&T Microelectronics 555 Union Boulevard Allentown, PA 18103

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.