
THIS REVIS	SION DES		OF REVISION	•	DOCUMENT LISTED.	1. DATE (YYMMDD) 96-04-05	Form Approved OMB No. 0704-0188
Public reporting existing data so regarding this to Defense, Wash	g burden for burces, gath burden estin pringtion Hea	this collection is estima ering and maintaining thate or any other aspect dquarters Services, Din	ted to average 2 ho ne data needed, and of this collection of ectorate for Information	urs per response, including completing and reviewir information, including su the person of the pers	ng the time for reviewing in ing the collection of informat gestions for reducing this orts, 1215 Jefferson Davis I Project (0704-0188), Was D. RETURN COMPLETED CTIVITY NUMBER LISTED	structions, searching ion. Send comments burden, to Department of Highway, Suite 1204, birottee, DC 20503	2. PROCURING ACTIVITY NO.
PLEASE DO N GOVERNMEN FORM.	OT RETUR	N YOUR COMPLETED CONTRACTING OFFIC	FORM TO EITHER ER FOR THE CON	OF THESE ADDRESSE TRACT/ PROCURING A	D. RETURN COMPLETED CTIVITY NUMBER LISTED	FORM TO THE IN ITEM 2 OF THIS	3. DODAAC
4. ORIGINAT	ror		Defense Elec	Street, City, State, Z	•	5. CAGE CODE 67268	6. NOR NO. 5962-R091-96
a. TYPED NAME (First, Middle Initial, Last) 1507 Will Dayton, C				gton Pike 45444-5765		7. CAGE CODE 67268	8. DOCUMENT NO. 5962-95520
9. TITLE OF DOCUMENT					10. REVISION LETT	ER	11. ECP NO.
		MORY, DIGITAL, C SATES, MONOLITH	*	ROGRAMMABLE	a. CURRENT	b. NEW A	N/A
12. CONFIGI	URATION	ITEM (OR SYSTEM	I) TO WHICH E	CP APPLIES			
13. DESCRIP	PTION OF	REVISION					
	Revisi Revisi Rev st Revisi	ons date column; atus above sheet on level block;	column; add "0 add "96-04-05 numbers 1 and Add "A".	i 6, add "A".	nce with NOR 5962-l		
		02 from 106 ns t on level block;					
14. THIS SEC	CTION FO	R GOVERNMENT	USE ONLY				
a. (X one)	х	(1) Existing docum	ent supplemente	ed by the NOR may b	e used in manufacture).	
		(2) Revised docum	ent must be rec	eived before manufac	cturer may incorporate	this change.	
		(3) Custodian of m	aster document	shall make above rev	vision and furnish revis	ed document.	
b. ACTIVITY	AUTHOR	IZED TO APPROVE	CHANGE FOR	GOVERNMENT	c. TYPED NAME (Fi	rst, Middle Initial, Last,	
DESC-ELD	s				Michael A. Frye		
d. TITLE				e. SIGNATURE			f. DATE SIGNED (YYMMDD)
Microelectr	onics Brai	nch Chief		Michael A. Frye			96-04-05
15a. ACTIVIT		MPLISHING REVIS	ION	b. REVISION COM	PLETED (Signature)		c. DATE SIGNED (YYMMDD)

									REVISI	ONS										
LTR						DESCR	IPTION	· · · ·					DATE	(YR-MO-	DA)			APPR	OVED	
																				1
																				:
חבע				İ				Ī	Γ			<u> </u>	<u> </u>							
REV		,			ļ	-														
SHEET							<u> </u>													
REV	1.5	1.0	1.7	<u> </u>					-											
SHEET	15	16	17		<u> </u>	<u> </u>				<u> </u>										
REV STATU OF SHEETS				RE			 		<u> </u>	ļ										
					EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A					ARED					DEFENSE ELECTRONICS SUPPLY CENTER			ER							
STANDARD			<u> </u>	NETH							D	AYT	ON,	OHI	0 4	544	4			
MICRO			T		KED E															
DRA	MIN	IG		JEF	F BOW	VLING				MICR	OCIRO	:UIT	MEMOR	Y DI	GITAL	CMC	2(
THIS DRAWIN					OVED					FIEL	D PRO)GRAMM	IABLE NOLIT	GATE	ARRAY	<i>'</i> .				ı
AND AGEN DEPARTMEN	CIES O	F THE		MIC	HAEL	FRIE					u	.0,				,,,,				
			_		ING A		AL DAT	Ξ				1						 		
AMSC N/A				<u> </u>			,			SIZE A			E COI			596	2-	955	520	
				REVI	SION	LEVEL					···· •· · · · · · · · · · · · · · · · ·		40							
										SH	IEET		1		()F	17			

1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q and M) and space application (device class V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>Radiation hardness assurance (RHA) designator</u>. Device class M RHA marked devices shall meet the MIL-I-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 Device type(s). The device type(s) shall identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>	<u>Bin Speed</u>
01	1425A	2500 gate, field programmable gate array 2500 gate, field programmable gate array	82.3 ns
02	1425A-1		70 ns

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
м	Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883
Q or V	Certification and qualification to MIL-I-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	CMGA5 - PN	133	Pin grid array
Y	See figure 1	132	Flat pack

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95520
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 2

1.3 Absolute maximum ratings. 1/			
DC supply voltage range (V_{00})	0.5 V dc to - 0.5 V dc to - ±20 mA - 65°C to +15 - 300°C - See MIL-STD - 11°C/W 2/	o V ₀₀ + 0.5 V dc o V ₀₀ + 0.5 V dc 0°C	
1.4 Recommended operating conditions.	,		
Supply voltage (V_{00})			
1.5 Digital logic testing for device classes Q and V.			
Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012)	- XX percent	<u>3</u> /	
2. APPLICABLE DOCUMENTS			
2.1 <u>Government specification, standards, bulletin,</u> specification, standards, bulletin, and handbook of the iss Specifications and Standards specified in the solicitation	sue listed in that	t issue of the Department	of Defense Index of
SPECIFICATION			
MICROCIRCUIT			
MIL-I-38535 - Integrated Circuits, Manufacturi	ng, General Speci	ification for.	
STANDARDS			
MICROCIRCUIT			
MIL-STD-883 - Test Methods and Procedures for MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.	Microelectronics.		
BULLETIN			
MICROCIRCUIT			
MIL-BUL-103 - List of Standard Microcircuit Dr	awings (SMD's).		
HANDBOOK			
MICROCIRCUIT			
MIL-HDBK-780 - Standardized Military Drawings.			
(Copies of the specification, standards, bulletin, and had acquisition functions should be obtained from the contract	ndbook required b ing activity or a	by manufacturers in connects of the contracts of the contract of the contracts of the contract of	ation with specific sting activity.)
1/ Stresses above the absolute maximum rating may cause maximum levels may degrade performance and affect re	permanent damage	to the device. Extended	operation at the
2/ When the thermal resistance for this case is specifi indicated herein.	ed in MIL-STD-183	5, that value shall super	rsede the value
3/ When a QML source exists, a value shall be provided.			
STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-95520
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET

2.2 <u>Non-Government publications</u>. The following documents form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17 - A Standard Test Procedure for the Characterization LATCH-UP in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronics Industries Association, 2500 Wilson Boulevard, Arlington, VA 22201.)

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192-88 - Standard Guide for the Measurement of Single Event Procedures from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, Pennsylvania 19103).

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein. The modification in the QM plan shall not effect the form, fit, or function as described herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-SID-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V and herein.
- 3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
- 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
- 3.2.3 Truth table.
- 3.2.3.1 <u>Unprogrammed devices</u>. The truth table or test vectors for unprogrammed devices for contracts involving no altered item drawing is not part of this drawing. When required in screening (see 4.2 herein) or quality conformance inspection group A, B, C, D, or E (see 4.4 herein), the devices shall be programmed by the manufacturer prior to test. A minimum of 50 percent of the total number of logic modules shall be utilized or at least 25 percent of the total logic modules shall be utilized for any altered item drawing pattern.
- 3.2.3.2 <u>Programmed devices</u>. The truth table or test vectors for programmed devices shall be as specified by an attached altered item drawing.
 - 3.2.4 Radiation exposure circuit. The radiation exposure circuit will be provided when RHA product becomes available.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-I-38535.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-95520
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 4

- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-I-38535.
- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.8.2 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.8.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-I-38535, appendix A).
- 3.11 <u>Processing options</u>. Since the device is capable of being programmed by either the manufacturer or the user to result in a wide variety of configurations, two processing options are provided for selection in the contract.
- 3.11.1 <u>Unprogrammed device delivered to the user</u>. All testing shall be verified through group A testing as defined in 3.2.3.1 and table IIA. It is recommended that users perform subgroups 7 and 9 after programming to verify the specific program configuration.
- 3.11.2 <u>Manufacturer-programmed device delivered to the user</u>. All testing requirements and quality assurance provisions herein, including the requirements of the altered item drawing, shall be satisfied by the manufacturer prior to delivery.

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein). For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 and the device manufacturer's QM plan. The modification in the QM plan shall not effect the form, fit, or function as described herein.
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
 - 4.2.1 Additional criteria for device classes M.
 - a. Delete the sequence specified as initial (pre-burn-in) electrical parameters through interim (post-burn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
 - b. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class M the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (1) Dynamic burn-in for device classes M (method 1015 of MIL-STD-883, test condition D; for circuit, see 4.2.1b herein).
 - c. Interim and final electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-95520
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 5


TABLE 1. Electrical performance characterist
--

Test	Symbol	Conditions -55°C ≤ T _C ≤ +125°C	Group A	Group A Device subgroups type		Limits	
	 	$4.5 \text{ V} \leq \text{V}_{00}^{\text{L}} \leq 5.5 \text{ V} \frac{1}{1}$ unless otherwise specified			Min	Max	
Output low voltage	v _{ol.}	test one output at a time, $V_{DD} = 4.5 \text{ V}, I_{OL} = 6.0 \text{ mA}$	1,2,3	ALL		0.4	V
Output high voltage	v _{OH} 	test one output at a time, $V_{DD} = 4.5 \text{ V}, I_{OH} = -4.0 \text{ mA}$	1,2,3	ALL	3.7		V
Input low voltage	V _{IL}		1,2,3	ALL		0.8	V
Input high voltage	VIH		1,2,3	ALL	2.0		٧
Standby supply current	I _{DD}	outputs unloaded, V _{DD} = 5.5 V, V _{IN} = V _{DD} or GND	1,2,3	ALL		25	mA
Input leakage current	IIL	V _{DD} = 5.5 V, V _{IN} = V _{DD} or GND	1,2,3	ALL	-10	10	μΑ
Output leakage current	Ioz	V _{DD} = 5.5 V, V _{IN} = V _{DD} or GND	1,2,3	ALL	-10	10	μΑ
I/O terminal capacitance	c _{1/0}	See 4.4.1c, f = 1.0 MHz, V _{OUT} = 0 V	4	ALL		20	рF
Functional tests	FT <u>2</u> /	See 4.4.1e	7,8A,8B	ALL			
Binning circuit delay	t _{PBLH} ,	See figure 3, V _{IL} = 0 V,	9,10,11	01		125	ns
	t _{PBHL}	See figure 3, V _{IL} = 0 V, V _{IH} = 3.0 V, V _{DD} = 4.5 V, V _{OUT} = 1.5 V <u>3</u> /		02		106	

- 1/ All tests shall be performed under the worst case condition unless otherwise specified.
- 2/ Devices are functionally tested using a serial scan test method. Data is shifted into the SDI pin and the DCLK pin is used as a clock. The data is used to drive the inputs of the internal logic and I/O modules, allowing a complete functional test to be performed. The outputs of the module can be read by shifting out the output response or by monitoring the PRA, PRB or SDO pins. These tests form a part of the manufacturer's test tape and shall be maintained and available at the approved source(s) of supply upon request by DESC or the OEM.
- 3/ Binning circuit delay is defined as the input-to-output delay of a special path called the "binning circuit". The binning circuit consists of one input buffer plus 16 combinatorial logic modules plus one output buffer. The logic modules are distributed along the left side of the device. These modules are configured as non-inverting buffers and are connected through programmed antifuses with typical capacitive loading.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-95520
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 6






132 Pin Flat pack - top view

Clarification: The tie bar on this page is for reference, see following page for tie bar details.

FIGURE 1. Case outline.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95520
		REVISION LEVEL	SHEET 7




Bottom view

Clarification: The package is for reference, see previous page for package detail.

FIGURE 1. <u>Case outline</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95520
		REVISION LEVEL	SHEET 8








FIGURE 1. <u>Case outline</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95520
		REVISION LEVEL	SHEET 9

Case Y

CASE Y				
	MET	METRIC		IES
SYMBOL	MIN	MAX	MIN	MAX
A	2.18	3.56	. 086	0.14
AT	1.98	3.18	.078	.125
A2	0.15	0.30	.006	.012
b	0.18	0.33	.007	.013
b1	0.18	0.25	.007	.010
С	0.10	0.20	.004	.009
c1	0.10	0.15	.004	.006
D1/E1	23.75	24.51	0.935	0.965
D2/E2	20.32 BSC		.800 BSC	
D3/E3	10.16 BSC		.400 BSC	
ę	0.64 BSC		.025	BSC
F	8.26	9.53	.325	.375
J	0.76	1.02	. 030	.040
К		0.51		.020
L	63.50	64.52	2.500	2.540
L1	63.12	63.63	2.485	2.505
L2	37.59	38.61	1.480	1.520
м		0.04		.0015

NOTES

- 1. A terminal 1 identification mark shall be located at the index corner in the shaded area shown. Terminal 1 is located immediately adjacent to and counterclockwise from the index corner. Terminal numbers increase in a counterclockwise direction when viewed as shown.
- 2. Vendor option.
- Generic lead attach dogleg depiction. May be flat lead configuration. Includes lead attach dogleg height and lid height, whichever is greater. Dimension A and A1 do not include heat sinks or other attached features.
- 4. Although dimensions are in inches, the US government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement, in the event of conflict between the two, the inch-pound units shall take precedence.
- 5. All exposed metalized areas and leads are gold plated 100 microinches (2.5 μ mm) minimum thickness over 80 to 350 microinches (2.0 to 8.9 μ mm) thickness of nickel.
- 6. Tolerances unless otherwise specified: ± 1% N.L.T. ± 0.005.
- 7. N = number of terminals

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95520
		REVISION LEVEL	SHEET 10

Case outline X Device A11 Device A11 Device A11 All Device type type type type Terminal Terminal Terminal Terminal Terminal Terminal Terminal Terminal number symbol number symbol number symbol number symbol Al A2 D1 D2 H13 I/0 I/0 1/0 M11 SDD, I/O GNDQ Ī/O J1 M12 VCC J2 J3 J11 A3 1/0 D3 1/0 VSV M13 1/0 A4 A5 A6 NC I/O 1/0 **D4** DCLK, I/O 1/0 N1I/O PRBA,I/O D6 D7 1/0 1/0 N2 CLKA, I/O J12 **VSV** N3 1/0 N4 N5 A7 NC D8 1/0 J13 K1 K2 K3 K6 1/0 1/0 A8 A9 I/0 I/0 D11 D12 I/0 I/0 Ĭ/0 I/0 1/0 N₆ 1/0 NC I/O A10 1/0 013 1/0 BININ. I/O N7 I/O I/O NC All E1 Ϊ/Ŏ I/0 И8 E2 E3 I/0 I/0 1/0 A12 **K7** FCLK, I/O N9 A13 MODE K8 1/0 N10 E11 E12 E13 VPP I/O 1/0 **B1** K11 1/0 N11 1/0 B2 B3 VCC I/O K12 I/0 N12 **GNDQ** I/0 I/0 1/0 K13 L1 L2 L3 L4 L5 L6 L7 N13 NC B4 B5 F1 F2 F3 F4 I/0 1/0 I/0 I/0 1/0 1/0 В6 CLKB. I/O GND I/O VKS VCC I/O **B**7 BINOUT, I/O 88 F10 1/0 I/0 I/0 I/0 NC VCC 1/0 В9 F11 PRBB, I/O B10 1/0 F12 F13 G1 G2 G3 G4 GND I/O VCC Ľ8 L9 B11 B12 1/0 1/0 1/0 **B13** L10 IOPCL, I/O Ĭ/Ŏ SDI,I/O C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 **GND** L11 GND L12 L13 1/0 1/0 GND G10 1/0 1/0 G11 G12 M1 M2 M3 I/O VCC 1/0 GND VCC NC I/O I/O 1/0 I/O GND G13 GNDQ HI H2 M4 M5 I/0 I/0 1/0 M6 M7 I/0 vcc I/0 1/0 Н3 1/0 IOCLK.I/O H4 1/0 GND H10 1/0 М8 GNDQ I/O H11 H12 I/0 I/0 C12 М9 1/0 M10 1/0

NC = NO CONNECT

FIGURE 2. Terminal Connections.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-95520
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 11

Case outline Y Device Device Device A11 A11 type type A11 type Terminal symbol Terminal Terminal Terminal Terminal Terminal number symbol number number symbol NC 1/0 54 55 56 57 58 59 60 61 62 63 64 65 66 67 VCC 107 2 3 I/0 I/0 **GNDQ** 108 1/0 SDI, I/O 109 1/0 1/0 1/0 1/0 110 GND VCC I/O 5 1/0 1/0 111 6 7 I/0 I/0 1/0 112 I/0 I/0 113 , 8 9 1/0 114 1/0 1/0 I/0 CLKA.I/0 CLKB.I/0 PRBA.I/0 I/0 115 116 117 MODE 1/0 VCC GND I/O SDO.I/O IOPCL.I/O GNDQ 118 119 120 121 122 123 124 125 126 127 128 129 130 131 I/0 I/0 I/0 NC NC I/O 1/0 68 I/O GND VCC I/O I/O I/O I/0 I/0 I/0 I/0 I/0 VSV I/0 69 70 71 72 73 74 75 76 77 78 80 81 82 83 84 85 86 1/0 I/0 I/0 I/0 I/0 GND Î/0 I/0 VCC I/O I/0 I/0 DCLK.I/0 I/O VSV I/O I/O I/O GND VCC NC 1/0 Ī/0 I/0 I/0 I/0 I/0 I/0 I/0 1/0 1/0 BININ, I/O 1/0 87 88 89 90 NC INOUT, I/O I/0 I/0 VPP **GNDQ** GND VCC VKS 1/0

NC = NO CONNECT

41 42 43

44

45

46 47

48

49

50 51 52

1/0

1/0 1/0

1/0 GND VCC

1/0

1/0

1/0

1/0

PRBB.I/O

1/0

FCLK.I/O

I/0

1/0

I/0

FIGURE 2. Terminal connections Continued.

1/0

I/0 I/0

1/0

1/0

IOCLK, I/O

NC NC

GNDQ

1/0

1/0

1/0

1/0

GND

98

99 100

101

102


103

104

105

106

STANDARD MICROCIRCUIT DRAWING DEFENSE FLECTRONICS SUPPLY CENTER	S1ZE A		5962-95520
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 12






FIGURE 3. Switching test circuit and waveforms.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95520
		REVISION LEVEL	SHEET

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition, and test temperature or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 ($C_{1/0}$ measurements) shall be measured only for the initial test and after any process or design changes which may affect input or output capacitance. A sample size of five devices with no failures, on a minimum of 10 worst case pins from each device.
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's (TRB) in accordance with MIL-I-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on 5 devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC standard number 17 may be used for reference.
- e. Programmed device (see 3.2.3.2) For device class M, subgroups 7, 8A, and 8B tests shall consist of verifying the functionality of the device. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device. These tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- f. Unprogrammed devices shall be tested for programmability and dc and ac performance compliance to the requirements of group A, subgroups 1 and 7.
 - (1) A sample shall be selected from each wafer lot to satisfy programmability requirements. Eight devices shall be submitted to programming (see 3.2.3.1). If any device fails to program, the lot shall be rejected. At the manufacturer's option, the sample may be increased to 13 total devices with no more than one total device failure allowable.
 - (2) These eight devices shall also be submitted to the requirements of the specified tests of group A, subgroups 1 and 7. If any device fails, the lot shall be rejected. At the manufacturer's option, the sample may be increased to 13 total devices with no more than one total device failure allowable.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95520
		REVISION LEVEL	SHEET 14

- (3a) Eight devices from the programmability sample shall be submitted to the requirements of group A, subgroups 9 for binning circuit delay only. If any device fails, the lot shall be rejected. At the manufacturer's option, the sample may be increased to 13 total devices with no more than one total device failure allowable.
- (3b) If the binning circuit is tested on 100 percent of the products, then the above requirement is met.
- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein. Delta limits shall apply only to subgroup 1 of group C inspection and shall consist of tests specified in table IIB herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition D. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- 4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be M, D, L, R, F, G, and H and for device class M shall be M and D.
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-I-38535, appendix A, for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = \pm 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, after exposure, to the subgroups specified in table IIA herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.5 <u>Delta measurements for device class V</u>. Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may at his option, either perform delta measurements or within 24 hours after life test perform final electrical parameter tests, subgroups 1, 7, and 9.
- 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V.
- 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962~95520
		REVISION LEVEL	SHEET

TABLE IIA. <u>Electrical test requirements</u>. <u>1</u>/ <u>2</u>/ <u>3</u>/ <u>4</u>/ <u>5</u>/ <u>6</u>/ <u>7</u>/

Line	Test	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgr (in accord MIL-I-38535,	ance with
no.	no. requirements	Device class M	Device class Q	Device class V
1	 Interim electrical parameters (see 4.2)			1,7,9
2	Static burn-in (method 1015)	Not Required	Not Required	Not Required
3	Same as line 1			1*,7* ∆
4	 Dynamic burn-in (method 1015)	Required	Required	Required
5	 Final electrical parameters 	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9,10, 11	 1*,2,3,7*, 8A,8B,9, 10,11
6	Group A test requirements	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11
7	 Group C end-point electrical parameters	2,3,7, 8A,8B	2,3,7, 8A,8B	1,2,3,7, 8A,8B,9, 10,11 Δ
8	 Group D end-point electrical parameters	2,3, 8A,8B	2,3, 8A,8B	2,3, 8A,8B
9	 Group E end-point electrical parameters	1,7,9	1,7,9	1,7,9

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95520
		REVISION LEVEL	SHEET 16

^{1/} Blank spaces indicate tests are not applicable.
2/ Any or all subgroups may be combined when using high-speed testers.
3/ Subgroups 7 and 8 functional tests shall verify the truth table.
4/ * indicates PDA applies to subgroup 1 and 7.
5/ ** see 4.4.1e.

 $[\]underline{6}/\Delta$ indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).

^{7/} See 4.4.1d

TABLE IIB. Delta limits at +25°C.

	Device types	
Test <u>1</u> /	ALL	
IDD	±1.0 mA	
^I oz	±2.0 μA	
^t PBLH' ^t PBHL	±10 ns	

^{1/} The above parameters shall be recorded before and after the required burn-in and life test to determine the delta.

- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-5377.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-I-38535 and MIL-STD-1331.
- 6.6 One part one part number system. The one part one part number system described below has been developed to allow for transitions between identical generic devices covered by the three major microcircuit requirements documents (MIL—H-38534, MIL—I-38535, and 1.2.1 of MIL—STD-883) without the necessity for the generation of unique PIN's. The three military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all three documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

 Example PIN Manufacturing Document

Military documentation format	under new system	source listing	listing
New MIL-H-38534 Standard Microcircuit Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standard Microcircuit Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standard Microcircuit Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

6.7 Sources of supply.

- 6.7.2 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.7.3 <u>Approved sources of supply for device ctass M</u>. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECC.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-95520
		REVISION LEVEL	SHEET

STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 95-08-08

Approved sources of supply for SMD 5962-95520 are listed below for immediate acquisition only and shall be added to MIL-BUL-103 during the next revision. MIL-BUL-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-EC. This bulletin is superseded by the next dated revision of MIL-BUL-103.

Standardized military drawing PIN	Vendor CAGE number	Vendor similar PIN <u>1</u> /
5962-9552001MXX	0J4Z0	A1425A PG133B
5962-9552001MYX	0J4Z0	A1425A CQ132B
5962-9552002MXX	0J4Z0	A1425A-1 PG133B
5962-9552002MYX	0J4Z0	A1425A-1 CQ132B

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

Vendor name and address

0J420

Actel Corporation 955 East Argues Ave. Sunnyvale, CA 94086

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.