PROGRAMMABLE TECHNOLOGIES WEB SITE

A scientific study of the problems of digital engineering for space flight systems,
with a view to their practical solution.


SPARC Papers

 


LEON-1 Processor - First Evaluation Results

Jiri Gaisler
European Space Research and Technology Centre (ESTEC)

gaisler.pdf

Proceedings European Space Components Conference
ESCCONN 2000
21-23 March 2000
ESTEC, Noordwijk, The Netherlands

Abstract
The LEON-1 is a synthesisable processor developed internally at ESTEC/TOS-ES. It has been synthesised targeting both ASIC and FPGA technologies. This paper describes the rational, design goals and current status of the LEON development.

Home
Last Revised: February 03, 2010
Digital Engineering Institute
Web Grunt: Richard Katz