Proceedings European Space Components Conference
The LEON-1 is a synthesisable processor developed internally at ESTEC/TOS-ES. It has been synthesised targeting both ASIC and FPGA technologies. This paper describes the rational, design goals and current status of the LEON development.
Last Revised: February 03, 2010
Digital Engineering Institute
Web Grunt: Richard Katz